├── .gitignore ├── README.md ├── doc ├── EMMC_JESD84-A441.pdf ├── Part1_Physical_Layer_Simplified_Specification_Ver6.00.pdf ├── PartE1_SDIO_Simplified_Specification_Ver3.00.pdf └── micro_sd_pinout.png ├── fpga ├── sdio_project │ ├── code │ │ ├── logic_analyzer │ │ │ ├── logic_alanyser_fifo8_async.qip │ │ │ ├── logic_alanyser_fifo8_async.v │ │ │ ├── logic_analyzer_controller_200mhz.sv │ │ │ ├── logic_analyzer_controller_200mhz_serial48.sv │ │ │ ├── logic_analyzer_controller_bytecopy.sv │ │ │ ├── logic_analyzer_controller_quadspi.sv │ │ │ ├── logic_analyzer_fifo_async.qip │ │ │ └── logic_analyzer_fifo_async.v │ │ ├── pll │ │ │ ├── pll200mhz.ppf │ │ │ ├── pll200mhz.qip │ │ │ └── pll200mhz.v │ │ ├── root_logic_analyzer.sv │ │ ├── sdio_slave │ │ │ ├── cis.mem │ │ │ ├── sd_crc16.sv │ │ │ ├── sd_crc7.sv │ │ │ ├── sd_read_stream.sv │ │ │ ├── sd_read_stream_dat.sv │ │ │ ├── sd_response_stream.sv │ │ │ ├── sd_response_stream_dat.sv │ │ │ ├── sd_typedef.sv │ │ │ ├── sdio_commands_processor.sv │ │ │ └── sdio_slave.sv │ │ ├── signal_timer.sv │ │ └── uart │ │ │ ├── uart_rx.sv │ │ │ ├── uart_rx_controller.sv │ │ │ ├── uart_rx_fifo.qip │ │ │ ├── uart_rx_fifo.v │ │ │ └── uart_tx.sv │ ├── sdio_project.qpf │ ├── sdio_project.qsf │ ├── sdio_project.sdc │ └── write_to_flash.cdf └── verilator_tests │ ├── sd_crc16 │ ├── Makefile_obj │ ├── crc16.h │ ├── makefile │ ├── sd_crc16.cflags │ ├── sd_crc16.config │ ├── sd_crc16.creator │ ├── sd_crc16.cxxflags │ ├── sd_crc16.files │ ├── sd_crc16.includes │ ├── sim_main.cpp │ ├── tests.cpp │ └── tests.h │ ├── sd_read_stream │ ├── Makefile_obj │ ├── makefile │ ├── sd_read_stream.cflags │ ├── sd_read_stream.config │ ├── sd_read_stream.creator │ ├── sd_read_stream.cxxflags │ ├── sd_read_stream.files │ ├── sd_read_stream.includes │ ├── sim_main.cpp │ ├── tests.cpp │ └── tests.h │ ├── sd_read_stream_dat │ ├── Makefile_obj │ ├── makefile │ ├── sd_read_stream_dat.cflags │ ├── sd_read_stream_dat.config │ ├── sd_read_stream_dat.creator │ ├── sd_read_stream_dat.cxxflags │ ├── sd_read_stream_dat.files │ ├── sd_read_stream_dat.includes │ ├── sim_main.cpp │ ├── tests.cpp │ └── tests.h │ ├── sd_response_stream │ ├── Makefile_obj │ ├── crc7.h │ ├── makefile │ ├── sd_response_stream.cflags │ ├── sd_response_stream.config │ ├── sd_response_stream.creator │ ├── sd_response_stream.cxxflags │ ├── sd_response_stream.files │ ├── sd_response_stream.includes │ ├── sim_main.cpp │ ├── tests.cpp │ └── tests.h │ └── sd_response_stream_dat │ ├── Makefile_obj │ ├── makefile │ ├── sd_response_stream_dat.cflags │ ├── sd_response_stream_dat.config │ ├── sd_response_stream_dat.creator │ ├── sd_response_stream_dat.cxxflags │ ├── sd_response_stream_dat.files │ ├── sd_response_stream_dat.includes │ ├── sim_main.cpp │ ├── tests.cpp │ └── tests.h ├── img └── overview.jpg ├── info.txt └── linux ├── balmer_sdio_uart ├── Config.in ├── Makefile ├── README.adoc ├── balmer_sdio_uart.c ├── external.desc └── external.mk └── sdio_test ├── Makefile ├── http_server.sh ├── sdio_read.c ├── sdio_write.c └── time_utils.h /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/.gitignore -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/README.md -------------------------------------------------------------------------------- /doc/EMMC_JESD84-A441.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/doc/EMMC_JESD84-A441.pdf -------------------------------------------------------------------------------- /doc/Part1_Physical_Layer_Simplified_Specification_Ver6.00.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/doc/Part1_Physical_Layer_Simplified_Specification_Ver6.00.pdf -------------------------------------------------------------------------------- /doc/PartE1_SDIO_Simplified_Specification_Ver3.00.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/doc/PartE1_SDIO_Simplified_Specification_Ver3.00.pdf -------------------------------------------------------------------------------- /doc/micro_sd_pinout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/doc/micro_sd_pinout.png -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_alanyser_fifo8_async.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_alanyser_fifo8_async.qip -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_alanyser_fifo8_async.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_alanyser_fifo8_async.v -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_200mhz.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_200mhz.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_200mhz_serial48.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_200mhz_serial48.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_bytecopy.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_bytecopy.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_quadspi.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_controller_quadspi.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_fifo_async.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_fifo_async.qip -------------------------------------------------------------------------------- /fpga/sdio_project/code/logic_analyzer/logic_analyzer_fifo_async.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/logic_analyzer/logic_analyzer_fifo_async.v -------------------------------------------------------------------------------- /fpga/sdio_project/code/pll/pll200mhz.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/pll/pll200mhz.ppf -------------------------------------------------------------------------------- /fpga/sdio_project/code/pll/pll200mhz.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/pll/pll200mhz.qip -------------------------------------------------------------------------------- /fpga/sdio_project/code/pll/pll200mhz.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/pll/pll200mhz.v -------------------------------------------------------------------------------- /fpga/sdio_project/code/root_logic_analyzer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/root_logic_analyzer.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/cis.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/cis.mem -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_crc16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_crc16.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_crc7.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_crc7.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_read_stream.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_read_stream.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_read_stream_dat.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_read_stream_dat.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_response_stream.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_response_stream.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_response_stream_dat.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_response_stream_dat.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sd_typedef.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sd_typedef.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sdio_commands_processor.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sdio_commands_processor.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/sdio_slave/sdio_slave.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/sdio_slave/sdio_slave.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/signal_timer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/signal_timer.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/uart/uart_rx.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/uart/uart_rx.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/uart/uart_rx_controller.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/uart/uart_rx_controller.sv -------------------------------------------------------------------------------- /fpga/sdio_project/code/uart/uart_rx_fifo.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/uart/uart_rx_fifo.qip -------------------------------------------------------------------------------- /fpga/sdio_project/code/uart/uart_rx_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/uart/uart_rx_fifo.v -------------------------------------------------------------------------------- /fpga/sdio_project/code/uart/uart_tx.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/code/uart/uart_tx.sv -------------------------------------------------------------------------------- /fpga/sdio_project/sdio_project.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/sdio_project.qpf -------------------------------------------------------------------------------- /fpga/sdio_project/sdio_project.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/sdio_project.qsf -------------------------------------------------------------------------------- /fpga/sdio_project/sdio_project.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/sdio_project.sdc -------------------------------------------------------------------------------- /fpga/sdio_project/write_to_flash.cdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/sdio_project/write_to_flash.cdf -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/Makefile_obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/Makefile_obj -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/crc16.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/crc16.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/makefile -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.cflags: -------------------------------------------------------------------------------- 1 | -std=c17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/sd_crc16.config -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.creator: -------------------------------------------------------------------------------- 1 | [General] 2 | -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.cxxflags: -------------------------------------------------------------------------------- 1 | -std=c++17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.files: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/sd_crc16.files -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sd_crc16.includes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/sd_crc16.includes -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/sim_main.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/tests.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_crc16/tests.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_crc16/tests.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/Makefile_obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/Makefile_obj -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/makefile -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.cflags: -------------------------------------------------------------------------------- 1 | -std=c17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/sd_read_stream.config -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.creator: -------------------------------------------------------------------------------- 1 | [General] 2 | -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.cxxflags: -------------------------------------------------------------------------------- 1 | -std=c++17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.files: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/sd_read_stream.files -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sd_read_stream.includes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/sd_read_stream.includes -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/sim_main.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/tests.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream/tests.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream/tests.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/Makefile_obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/Makefile_obj -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/makefile -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.cflags: -------------------------------------------------------------------------------- 1 | -std=c17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.config -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.creator: -------------------------------------------------------------------------------- 1 | [General] 2 | -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.cxxflags: -------------------------------------------------------------------------------- 1 | -std=c++17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.files: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.files -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.includes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/sd_read_stream_dat.includes -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/sim_main.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/tests.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_read_stream_dat/tests.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_read_stream_dat/tests.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/Makefile_obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/Makefile_obj -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/crc7.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/crc7.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/makefile -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.cflags: -------------------------------------------------------------------------------- 1 | -std=c17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/sd_response_stream.config -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.creator: -------------------------------------------------------------------------------- 1 | [General] 2 | -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.cxxflags: -------------------------------------------------------------------------------- 1 | -std=c++17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.files: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/sd_response_stream.files -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sd_response_stream.includes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/sd_response_stream.includes -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/sim_main.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/tests.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream/tests.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream/tests.h -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/Makefile_obj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/Makefile_obj -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/makefile -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.cflags: -------------------------------------------------------------------------------- 1 | -std=c17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.config -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.creator: -------------------------------------------------------------------------------- 1 | [General] 2 | -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.cxxflags: -------------------------------------------------------------------------------- 1 | -std=c++17 -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.files: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.files -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.includes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/sd_response_stream_dat.includes -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/sim_main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/sim_main.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/tests.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/tests.cpp -------------------------------------------------------------------------------- /fpga/verilator_tests/sd_response_stream_dat/tests.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/fpga/verilator_tests/sd_response_stream_dat/tests.h -------------------------------------------------------------------------------- /img/overview.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/img/overview.jpg -------------------------------------------------------------------------------- /info.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/info.txt -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/Config.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/balmer_sdio_uart/Config.in -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/balmer_sdio_uart/Makefile -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/README.adoc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/balmer_sdio_uart/README.adoc -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/balmer_sdio_uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/balmer_sdio_uart/balmer_sdio_uart.c -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/external.desc: -------------------------------------------------------------------------------- 1 | name: BALMER_SDIO_UART 2 | -------------------------------------------------------------------------------- /linux/balmer_sdio_uart/external.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/balmer_sdio_uart/external.mk -------------------------------------------------------------------------------- /linux/sdio_test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/sdio_test/Makefile -------------------------------------------------------------------------------- /linux/sdio_test/http_server.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/sdio_test/http_server.sh -------------------------------------------------------------------------------- /linux/sdio_test/sdio_read.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/sdio_test/sdio_read.c -------------------------------------------------------------------------------- /linux/sdio_test/sdio_write.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/sdio_test/sdio_write.c -------------------------------------------------------------------------------- /linux/sdio_test/time_utils.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/balmerdx/sdio_linux_fpga/HEAD/linux/sdio_test/time_utils.h --------------------------------------------------------------------------------