├── .codedocs ├── .github ├── issue_template.md └── pull_request_template.md ├── .gitignore ├── .travis.yml ├── CMakeLists.txt ├── CONTRIBUTING.md ├── LICENSE.txt ├── Makefile ├── README.md ├── bin ├── .gitignore ├── install-bison-flex.sh ├── leakcheck-report.sh ├── project.sh ├── run-tests.sh ├── setup-tests.sh ├── sparct1.zip └── test-coverage.sh ├── docs ├── .gitignore ├── CMakeLists.txt ├── Doxyfile ├── Makefile ├── ast-construction.dox ├── ast-nodes.dox ├── ast-utility.dox ├── ast.dox ├── footer.html ├── header.html ├── layout.xml ├── project-organisation-structure.dox ├── project-organisation.dox └── stylesheet.css ├── scratchpad.md ├── src ├── CMakeLists.txt ├── main.c ├── verilog_ast.c ├── verilog_ast.h ├── verilog_ast_common.c ├── verilog_ast_common.h ├── verilog_ast_mem.c ├── verilog_ast_mem.h ├── verilog_ast_util.c ├── verilog_ast_util.h ├── verilog_parser.h ├── verilog_parser.y ├── verilog_parser_wrapper.c ├── verilog_preprocessor.c ├── verilog_preprocessor.h └── verilog_scanner.l └── tests ├── .gitignore ├── attributes.v ├── casez.v ├── cd-missed.v ├── expression_tostring.v ├── forever-disable.v ├── functions.v ├── generate.v ├── ifdef-1.v ├── ifdef-2.v ├── inc-1.h ├── inc-2.v ├── loops.v ├── macros.v ├── mod-param-dec.v ├── module-instance.v ├── net_type_directive.v ├── operators.v ├── primitives.v ├── primitives2.v ├── reg-data-types.v ├── simple_task.v ├── std-2.6.2.v ├── std-3.10.3.1.1-array-declaration.v ├── std-3.11.1-parameters.v ├── std-3.11.1-specparam.v ├── std-4.4.3-expressions.v ├── std-6.1.2-contassign.v ├── std-6.1.2-contassign2.v ├── std-7.1.6-primitives.v ├── timescale.v └── unconnected_drive.v /.codedocs: -------------------------------------------------------------------------------- 1 | DOXYFILE = ./docs/Doxyfile 2 | -------------------------------------------------------------------------------- /.github/issue_template.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/.github/issue_template.md -------------------------------------------------------------------------------- /.github/pull_request_template.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/.github/pull_request_template.md -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | *.swp 2 | *.vim 3 | build/ 4 | -------------------------------------------------------------------------------- /.travis.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/.travis.yml -------------------------------------------------------------------------------- /CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/CMakeLists.txt -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/README.md -------------------------------------------------------------------------------- /bin/.gitignore: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /bin/install-bison-flex.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/install-bison-flex.sh -------------------------------------------------------------------------------- /bin/leakcheck-report.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/leakcheck-report.sh -------------------------------------------------------------------------------- /bin/project.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/project.sh -------------------------------------------------------------------------------- /bin/run-tests.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/run-tests.sh -------------------------------------------------------------------------------- /bin/setup-tests.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/setup-tests.sh -------------------------------------------------------------------------------- /bin/sparct1.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/sparct1.zip -------------------------------------------------------------------------------- /bin/test-coverage.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/bin/test-coverage.sh -------------------------------------------------------------------------------- /docs/.gitignore: -------------------------------------------------------------------------------- 1 | html/ 2 | -------------------------------------------------------------------------------- /docs/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/CMakeLists.txt -------------------------------------------------------------------------------- /docs/Doxyfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/Doxyfile -------------------------------------------------------------------------------- /docs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/Makefile -------------------------------------------------------------------------------- /docs/ast-construction.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/ast-construction.dox -------------------------------------------------------------------------------- /docs/ast-nodes.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/ast-nodes.dox -------------------------------------------------------------------------------- /docs/ast-utility.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/ast-utility.dox -------------------------------------------------------------------------------- /docs/ast.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/ast.dox -------------------------------------------------------------------------------- /docs/footer.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/footer.html -------------------------------------------------------------------------------- /docs/header.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/header.html -------------------------------------------------------------------------------- /docs/layout.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/layout.xml -------------------------------------------------------------------------------- /docs/project-organisation-structure.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/project-organisation-structure.dox -------------------------------------------------------------------------------- /docs/project-organisation.dox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/project-organisation.dox -------------------------------------------------------------------------------- /docs/stylesheet.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/docs/stylesheet.css -------------------------------------------------------------------------------- /scratchpad.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/scratchpad.md -------------------------------------------------------------------------------- /src/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/CMakeLists.txt -------------------------------------------------------------------------------- /src/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/main.c -------------------------------------------------------------------------------- /src/verilog_ast.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast.c -------------------------------------------------------------------------------- /src/verilog_ast.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast.h -------------------------------------------------------------------------------- /src/verilog_ast_common.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_common.c -------------------------------------------------------------------------------- /src/verilog_ast_common.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_common.h -------------------------------------------------------------------------------- /src/verilog_ast_mem.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_mem.c -------------------------------------------------------------------------------- /src/verilog_ast_mem.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_mem.h -------------------------------------------------------------------------------- /src/verilog_ast_util.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_util.c -------------------------------------------------------------------------------- /src/verilog_ast_util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_ast_util.h -------------------------------------------------------------------------------- /src/verilog_parser.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_parser.h -------------------------------------------------------------------------------- /src/verilog_parser.y: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_parser.y -------------------------------------------------------------------------------- /src/verilog_parser_wrapper.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_parser_wrapper.c -------------------------------------------------------------------------------- /src/verilog_preprocessor.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_preprocessor.c -------------------------------------------------------------------------------- /src/verilog_preprocessor.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_preprocessor.h -------------------------------------------------------------------------------- /src/verilog_scanner.l: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/src/verilog_scanner.l -------------------------------------------------------------------------------- /tests/.gitignore: -------------------------------------------------------------------------------- 1 | 2 | *.h 3 | *.v 4 | -------------------------------------------------------------------------------- /tests/attributes.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/attributes.v -------------------------------------------------------------------------------- /tests/casez.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/casez.v -------------------------------------------------------------------------------- /tests/cd-missed.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/cd-missed.v -------------------------------------------------------------------------------- /tests/expression_tostring.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/expression_tostring.v -------------------------------------------------------------------------------- /tests/forever-disable.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/forever-disable.v -------------------------------------------------------------------------------- /tests/functions.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/functions.v -------------------------------------------------------------------------------- /tests/generate.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/generate.v -------------------------------------------------------------------------------- /tests/ifdef-1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/ifdef-1.v -------------------------------------------------------------------------------- /tests/ifdef-2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/ifdef-2.v -------------------------------------------------------------------------------- /tests/inc-1.h: -------------------------------------------------------------------------------- 1 | 2 | `define BUS_WIDTH 31:0 // width of a bus 3 | -------------------------------------------------------------------------------- /tests/inc-2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/inc-2.v -------------------------------------------------------------------------------- /tests/loops.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/loops.v -------------------------------------------------------------------------------- /tests/macros.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/macros.v -------------------------------------------------------------------------------- /tests/mod-param-dec.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/mod-param-dec.v -------------------------------------------------------------------------------- /tests/module-instance.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/module-instance.v -------------------------------------------------------------------------------- /tests/net_type_directive.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/net_type_directive.v -------------------------------------------------------------------------------- /tests/operators.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/operators.v -------------------------------------------------------------------------------- /tests/primitives.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/primitives.v -------------------------------------------------------------------------------- /tests/primitives2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/primitives2.v -------------------------------------------------------------------------------- /tests/reg-data-types.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/reg-data-types.v -------------------------------------------------------------------------------- /tests/simple_task.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/simple_task.v -------------------------------------------------------------------------------- /tests/std-2.6.2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-2.6.2.v -------------------------------------------------------------------------------- /tests/std-3.10.3.1.1-array-declaration.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-3.10.3.1.1-array-declaration.v -------------------------------------------------------------------------------- /tests/std-3.11.1-parameters.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-3.11.1-parameters.v -------------------------------------------------------------------------------- /tests/std-3.11.1-specparam.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-3.11.1-specparam.v -------------------------------------------------------------------------------- /tests/std-4.4.3-expressions.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-4.4.3-expressions.v -------------------------------------------------------------------------------- /tests/std-6.1.2-contassign.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-6.1.2-contassign.v -------------------------------------------------------------------------------- /tests/std-6.1.2-contassign2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-6.1.2-contassign2.v -------------------------------------------------------------------------------- /tests/std-7.1.6-primitives.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/std-7.1.6-primitives.v -------------------------------------------------------------------------------- /tests/timescale.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/timescale.v -------------------------------------------------------------------------------- /tests/unconnected_drive.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ben-marshall/verilog-parser/HEAD/tests/unconnected_drive.v --------------------------------------------------------------------------------