├── LICENSE ├── README.md ├── _config.yml ├── prj └── ov13850_demo.xpr.zip └── src ├── dvi-tx ├── dvi_tx_clk_drv.v ├── dvi_tx_tmds_enc.v ├── dvi_tx_tmds_phy.v └── dvi_tx_top.v ├── framebuffer-ctrl ├── framebuffer_ctrl.v └── framebuffer_ctrl_ext.v ├── mipi-csi-rx ├── csi_rx_10bit_unpack.vhd ├── csi_rx_4_lane_link.vhd ├── csi_rx_byte_align.vhd ├── csi_rx_clock_det.vhd ├── csi_rx_hdr_ecc.vhd ├── csi_rx_hs_clk_phy.vhd ├── csi_rx_hs_lane_phy.vhd ├── csi_rx_idelayctrl_gen.vhd ├── csi_rx_line_buffer.vhd ├── csi_rx_packet_handler.vhd ├── csi_rx_top.vhd ├── csi_rx_video_output.vhd └── csi_rx_word_align.vhd ├── ov-cam-control ├── iic_ctrl.v ├── iic_top.v └── ov13850_4k_regs.v └── video-misc ├── image_gain_wb.v ├── simple_debayer.v ├── video_fb_output.v └── video_timing_ctrl.v /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/README.md -------------------------------------------------------------------------------- /_config.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/_config.yml -------------------------------------------------------------------------------- /prj/ov13850_demo.xpr.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/prj/ov13850_demo.xpr.zip -------------------------------------------------------------------------------- /src/dvi-tx/dvi_tx_clk_drv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/dvi-tx/dvi_tx_clk_drv.v -------------------------------------------------------------------------------- /src/dvi-tx/dvi_tx_tmds_enc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/dvi-tx/dvi_tx_tmds_enc.v -------------------------------------------------------------------------------- /src/dvi-tx/dvi_tx_tmds_phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/dvi-tx/dvi_tx_tmds_phy.v -------------------------------------------------------------------------------- /src/dvi-tx/dvi_tx_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/dvi-tx/dvi_tx_top.v -------------------------------------------------------------------------------- /src/framebuffer-ctrl/framebuffer_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/framebuffer-ctrl/framebuffer_ctrl.v -------------------------------------------------------------------------------- /src/framebuffer-ctrl/framebuffer_ctrl_ext.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/framebuffer-ctrl/framebuffer_ctrl_ext.v -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_10bit_unpack.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_10bit_unpack.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_4_lane_link.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_4_lane_link.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_byte_align.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_byte_align.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_clock_det.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_clock_det.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_hdr_ecc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_hdr_ecc.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_hs_clk_phy.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_hs_clk_phy.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_hs_lane_phy.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_hs_lane_phy.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_line_buffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_line_buffer.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_packet_handler.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_packet_handler.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_top.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_top.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_video_output.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_video_output.vhd -------------------------------------------------------------------------------- /src/mipi-csi-rx/csi_rx_word_align.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/mipi-csi-rx/csi_rx_word_align.vhd -------------------------------------------------------------------------------- /src/ov-cam-control/iic_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/ov-cam-control/iic_ctrl.v -------------------------------------------------------------------------------- /src/ov-cam-control/iic_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/ov-cam-control/iic_top.v -------------------------------------------------------------------------------- /src/ov-cam-control/ov13850_4k_regs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/ov-cam-control/ov13850_4k_regs.v -------------------------------------------------------------------------------- /src/video-misc/image_gain_wb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/video-misc/image_gain_wb.v -------------------------------------------------------------------------------- /src/video-misc/simple_debayer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/video-misc/simple_debayer.v -------------------------------------------------------------------------------- /src/video-misc/video_fb_output.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/video-misc/video_fb_output.v -------------------------------------------------------------------------------- /src/video-misc/video_timing_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/briansune/Kintex-7-OV13850-Verilog/HEAD/src/video-misc/video_timing_ctrl.v --------------------------------------------------------------------------------