├── .gitignore ├── .landscape.yml ├── .travis.yml ├── README.md ├── docs ├── Makefile ├── jpegenc_v1_notes.md └── source │ ├── backend_index.rst │ ├── conf.py │ ├── index.rst │ └── subblocks │ ├── backend.rst │ ├── bytestuffer.rst │ ├── color_converts.rst │ ├── color_converts_v2.rst │ ├── coverage.rst │ ├── coverage_backend.rst │ ├── dct.rst │ ├── dct_1d.rst │ ├── dct_1d_ints.rst │ ├── dct_2d.rst │ ├── dct_2d_ints.rst │ ├── frontend.rst │ ├── frontend_ints.rst │ ├── huffman.rst │ ├── impl.rst │ ├── quantizer.rst │ ├── rle.rst │ ├── test_backend.rst │ ├── test_bytestuffer.rst │ ├── test_color_converts.rst │ ├── test_color_converts_ints.rst │ ├── test_color_converts_v2.rst │ ├── test_dct_1d.rst │ ├── test_dct_2d.rst │ ├── test_frontend.rst │ ├── test_huffman.rst │ ├── test_quantizer.rst │ ├── test_rle.rst │ ├── test_zig_zag.rst │ ├── zig_zag.rst │ └── zig_zag_scan_ints.rst ├── jpegenc ├── README.md ├── __init__.py ├── models │ ├── __init__.py │ ├── buffers │ │ ├── __init__.py │ │ └── block_buffer.py │ └── system │ │ ├── __init__.py │ │ ├── interfaces.py │ │ └── useful_things.py ├── subblocks │ ├── __init__.py │ ├── backend │ │ ├── __init__.py │ │ ├── backend.py │ │ ├── backend_soft.py │ │ └── dualram.py │ ├── bytestuffer │ │ ├── __init__.py │ │ └── bytestuffer.py │ ├── color_converters │ │ ├── __init__.py │ │ ├── rgb2ycbcr.py │ │ └── rgb2ycbcr_v2.py │ ├── common │ │ ├── __init__.py │ │ ├── interfaces.py │ │ └── reusable_blocks.py │ ├── dct │ │ ├── __init__.py │ │ ├── dct_1d.py │ │ └── dct_2d.py │ ├── frontend │ │ ├── __init__.py │ │ └── frontend_v2.py │ ├── huffman │ │ ├── __init__.py │ │ ├── ac_cr_rom.csv │ │ ├── ac_cr_rom.py │ │ ├── ac_rom.csv │ │ ├── ac_rom.py │ │ ├── dc_cr_rom.csv │ │ ├── dc_cr_rom.py │ │ ├── dc_rom.csv │ │ ├── dc_rom.py │ │ ├── doublebuffer.py │ │ ├── huffman.py │ │ └── tablebuilder.py │ ├── quantizer │ │ ├── __init__.py │ │ ├── divider.py │ │ ├── quant_rom.py │ │ ├── quant_tables.csv │ │ ├── quantizer.py │ │ ├── quantizer_core.py │ │ ├── ramz.py │ │ └── romr.py │ ├── rle │ │ ├── __init__.py │ │ ├── doublebuffer.py │ │ ├── entropycoder.py │ │ ├── rle.py │ │ └── rlecore.py │ └── zig_zag │ │ ├── __init__.py │ │ └── zig_zag.py └── testing │ ├── __init__.py │ ├── testbenches.py │ └── testing.py ├── requirements.txt ├── scripts └── ci │ ├── install_ghdl.sh │ ├── install_iverilog.sh │ └── install_myhdl.sh ├── setup.py └── test ├── Makefile ├── __init__.py ├── conftest.py ├── header.hex ├── huff_test_inputs.py ├── quant_test_inputs.py ├── reference_designs ├── jpegenc_v1 │ ├── verilog │ │ ├── AC_CR_ROM.v │ │ ├── AC_ROM.v │ │ ├── BUF_FIFO.v │ │ ├── ByteStuffer.v │ │ ├── CtrlSM.v │ │ ├── DBUFCTL.v │ │ ├── DCT1D.v │ │ ├── DCT2D.v │ │ ├── DC_CR_ROM.v │ │ ├── DC_ROM.v │ │ ├── DoubleFifo.v │ │ ├── FDCT.v │ │ ├── FIFO.v │ │ ├── HeaderRAM.v │ │ ├── HostIF.v │ │ ├── Huffman.v │ │ ├── JFIFGen.v │ │ ├── JpegEnc.v │ │ ├── MDCT.v │ │ ├── OutMux.v │ │ ├── QUANTIZER.v │ │ ├── QUANT_TOP.v │ │ ├── RAM.v │ │ ├── RAMF.v │ │ ├── RAMZ.v │ │ ├── RLE.v │ │ ├── RLE_TOP.v │ │ ├── ROME.v │ │ ├── ROMO.v │ │ ├── ROMR.v │ │ ├── RleDoubleFifo.v │ │ ├── SUB_RAMZ.v │ │ ├── SingleSM.v │ │ ├── ZIGZAG.v │ │ ├── ZZ_TOP.v │ │ ├── fdct_read_proc_sm_mon.py │ │ ├── header.hex │ │ ├── m_fdct_read_proc_sm_monitor.v │ │ ├── m_zz_rom.v │ │ ├── mdct_coefs.py │ │ ├── output_files │ │ │ ├── RAM.v │ │ │ ├── RAM_6x12.v │ │ │ ├── ROME.v │ │ │ ├── ROMO.v │ │ │ └── ROMR.v │ │ ├── r_divider.v │ │ ├── ramz.py │ │ ├── rome.py │ │ ├── romo.py │ │ ├── romr.py │ │ └── wip_todo.txt │ └── vhdl │ │ ├── AC_CR_ROM.vhd │ │ ├── AC_ROM.vhd │ │ ├── BUF_FIFO.vhd │ │ ├── ByteStuffer.vhd │ │ ├── CtrlSM.vhd │ │ ├── DBUFCTL.vhd │ │ ├── DCT1D.vhd │ │ ├── DCT2D.vhd │ │ ├── DC_CR_ROM.vhd │ │ ├── DC_ROM.vhd │ │ ├── DoubleFifo.vhd │ │ ├── FDCT.vhd │ │ ├── FIFO.vhd │ │ ├── HeaderRAM.v │ │ ├── HeaderRam.vhd │ │ ├── HostIF.vhd │ │ ├── Huffman.vhd │ │ ├── JFIFGen.vhd │ │ ├── JPEG_PKG.vhd │ │ ├── JpegEnc.vhd │ │ ├── MDCT.vhd │ │ ├── MDCT_PKG.vhd │ │ ├── OutMux.vhd │ │ ├── QUANTIZER.vhd │ │ ├── QUANT_TOP.vhd │ │ ├── RAM.vhd │ │ ├── RAMZ.vhd │ │ ├── RLE.vhd │ │ ├── RLE_TOP.vhd │ │ ├── ROME.vhd │ │ ├── ROMO.vhd │ │ ├── ROMR.vhd │ │ ├── RleDoubleFifo.vhd │ │ ├── SUB_RAMZ.vhd │ │ ├── SingleSM.vhd │ │ ├── ZIGZAG.vhd │ │ ├── ZZ_TOP.vhd │ │ ├── header.hex │ │ ├── header_ram.py │ │ ├── pck_myhdl_09.vhd │ │ ├── r_divider.vhd │ │ └── tb │ │ ├── Makefile │ │ ├── vhdl │ │ ├── ClkGen.vhd │ │ ├── DCT_TROM.vhd │ │ ├── GPL_V2_Image_pkg.vhd │ │ ├── HostBFM.vhd │ │ ├── JPEG_TB.vhd │ │ ├── MDCTTB_PKG.vhd │ │ └── RAMSIM.vhd │ │ └── work │ │ └── Makefile └── jpegenc_v2 │ ├── myhdl │ ├── __init__.py │ ├── commons.py │ ├── dct1pinpout.py │ ├── dct1sinpout.py │ ├── dct2sinpout.py │ ├── dctconstructs.py │ ├── quantizer.py │ ├── rgb2ycbcr.py │ └── test │ │ ├── test_dct1pinpout.py │ │ ├── test_dct1sinpout.py │ │ ├── test_dct2sinpout.py │ │ ├── test_quantizer.py │ │ └── test_rgb2ycbcr.py │ └── verilog │ ├── cb_dct.v │ ├── cb_huff.v │ ├── cb_quantizer.v │ ├── cbd_q_h.v │ ├── cr_dct.v │ ├── cr_huff.v │ ├── cr_quantizer.v │ ├── crd_q_h.v │ ├── ff_checker.v │ ├── fifo_out.v │ ├── ja_bits_out.v │ ├── jpeg_top.v │ ├── jpeg_top_TB.v │ ├── pre_fifo.v │ ├── rgb2ycbcr.v │ ├── sync_fifo_32.v │ ├── sync_fifo_ff.v │ ├── y_dct.v │ ├── y_huff.v │ ├── y_quantizer.v │ └── yd_q_h.v ├── rle_test_inputs.py ├── setup.cfg ├── support ├── __init__.py ├── jpeg_compare_bitstreams.py ├── jpeg_filelist.py ├── jpeg_intf.py ├── jpeg_prep_cosim.py ├── jpeg_roms.py ├── jpeg_v1_intf.py ├── jpeg_v2_intf.py ├── jpegenc_v1_top.py ├── opb.py ├── signal_queue.py └── utils.py ├── tb_jpegenc.v ├── tb_mdct.v ├── test_backend.py ├── test_block_buffer.py ├── test_bytestuffer.py ├── test_dct_1d.py ├── test_dct_2d.py ├── test_divider.py ├── test_entropycoder.py ├── test_frontend_v2.py ├── test_huffdoublebuffer.py ├── test_huffman.py ├── test_images └── color │ ├── small1.png │ ├── small2.png │ ├── small3.png │ └── small4.png ├── test_quantizer.py ├── test_quantizer_core.py ├── test_ref_designs.py ├── test_ref_mdct.py ├── test_rgb2ycbcr.py ├── test_rgb2ycbcr_v2.py ├── test_rle.py ├── test_rlecore.py ├── test_rledoublebuffer.py └── test_zig_zag.py /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/.gitignore -------------------------------------------------------------------------------- /.landscape.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/.landscape.yml -------------------------------------------------------------------------------- /.travis.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/.travis.yml -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/README.md -------------------------------------------------------------------------------- /docs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/Makefile -------------------------------------------------------------------------------- /docs/jpegenc_v1_notes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/jpegenc_v1_notes.md -------------------------------------------------------------------------------- /docs/source/backend_index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/backend_index.rst -------------------------------------------------------------------------------- /docs/source/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/conf.py -------------------------------------------------------------------------------- /docs/source/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/index.rst -------------------------------------------------------------------------------- /docs/source/subblocks/backend.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/backend.rst -------------------------------------------------------------------------------- /docs/source/subblocks/bytestuffer.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/bytestuffer.rst -------------------------------------------------------------------------------- /docs/source/subblocks/color_converts.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/color_converts.rst -------------------------------------------------------------------------------- /docs/source/subblocks/color_converts_v2.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/color_converts_v2.rst -------------------------------------------------------------------------------- /docs/source/subblocks/coverage.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/coverage.rst -------------------------------------------------------------------------------- /docs/source/subblocks/coverage_backend.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/coverage_backend.rst -------------------------------------------------------------------------------- /docs/source/subblocks/dct.rst: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/source/subblocks/dct_1d.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/dct_1d.rst -------------------------------------------------------------------------------- /docs/source/subblocks/dct_1d_ints.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/dct_1d_ints.rst -------------------------------------------------------------------------------- /docs/source/subblocks/dct_2d.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/dct_2d.rst -------------------------------------------------------------------------------- /docs/source/subblocks/dct_2d_ints.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/dct_2d_ints.rst -------------------------------------------------------------------------------- /docs/source/subblocks/frontend.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/frontend.rst -------------------------------------------------------------------------------- /docs/source/subblocks/frontend_ints.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/frontend_ints.rst -------------------------------------------------------------------------------- /docs/source/subblocks/huffman.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/huffman.rst -------------------------------------------------------------------------------- /docs/source/subblocks/impl.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/impl.rst -------------------------------------------------------------------------------- /docs/source/subblocks/quantizer.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/quantizer.rst -------------------------------------------------------------------------------- /docs/source/subblocks/rle.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/rle.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_backend.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_backend.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_bytestuffer.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_bytestuffer.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_color_converts.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_color_converts.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_color_converts_ints.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_color_converts_ints.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_color_converts_v2.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_color_converts_v2.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_dct_1d.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_dct_1d.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_dct_2d.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_dct_2d.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_frontend.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_frontend.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_huffman.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_huffman.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_quantizer.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_quantizer.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_rle.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_rle.rst -------------------------------------------------------------------------------- /docs/source/subblocks/test_zig_zag.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/test_zig_zag.rst -------------------------------------------------------------------------------- /docs/source/subblocks/zig_zag.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/zig_zag.rst -------------------------------------------------------------------------------- /docs/source/subblocks/zig_zag_scan_ints.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/docs/source/subblocks/zig_zag_scan_ints.rst -------------------------------------------------------------------------------- /jpegenc/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/README.md -------------------------------------------------------------------------------- /jpegenc/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/__init__.py -------------------------------------------------------------------------------- /jpegenc/models/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /jpegenc/models/buffers/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/models/buffers/__init__.py -------------------------------------------------------------------------------- /jpegenc/models/buffers/block_buffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/models/buffers/block_buffer.py -------------------------------------------------------------------------------- /jpegenc/models/system/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /jpegenc/models/system/interfaces.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/models/system/interfaces.py -------------------------------------------------------------------------------- /jpegenc/models/system/useful_things.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/models/system/useful_things.py -------------------------------------------------------------------------------- /jpegenc/subblocks/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/backend/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/backend/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/backend/backend.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/backend/backend.py -------------------------------------------------------------------------------- /jpegenc/subblocks/backend/backend_soft.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/backend/backend_soft.py -------------------------------------------------------------------------------- /jpegenc/subblocks/backend/dualram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/backend/dualram.py -------------------------------------------------------------------------------- /jpegenc/subblocks/bytestuffer/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/bytestuffer/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/bytestuffer/bytestuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/bytestuffer/bytestuffer.py -------------------------------------------------------------------------------- /jpegenc/subblocks/color_converters/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/color_converters/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/color_converters/rgb2ycbcr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/color_converters/rgb2ycbcr.py -------------------------------------------------------------------------------- /jpegenc/subblocks/color_converters/rgb2ycbcr_v2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/color_converters/rgb2ycbcr_v2.py -------------------------------------------------------------------------------- /jpegenc/subblocks/common/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/common/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/common/interfaces.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/common/interfaces.py -------------------------------------------------------------------------------- /jpegenc/subblocks/common/reusable_blocks.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/common/reusable_blocks.py -------------------------------------------------------------------------------- /jpegenc/subblocks/dct/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/dct/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/dct/dct_1d.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/dct/dct_1d.py -------------------------------------------------------------------------------- /jpegenc/subblocks/dct/dct_2d.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/dct/dct_2d.py -------------------------------------------------------------------------------- /jpegenc/subblocks/frontend/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/frontend/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/frontend/frontend_v2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/frontend/frontend_v2.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/ac_cr_rom.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/ac_cr_rom.csv -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/ac_cr_rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/ac_cr_rom.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/ac_rom.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/ac_rom.csv -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/ac_rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/ac_rom.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/dc_cr_rom.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/dc_cr_rom.csv -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/dc_cr_rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/dc_cr_rom.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/dc_rom.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/dc_rom.csv -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/dc_rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/dc_rom.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/doublebuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/doublebuffer.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/huffman.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/huffman.py -------------------------------------------------------------------------------- /jpegenc/subblocks/huffman/tablebuilder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/huffman/tablebuilder.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/divider.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/divider.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/quant_rom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/quant_rom.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/quant_tables.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/quant_tables.csv -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/quantizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/quantizer.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/quantizer_core.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/quantizer_core.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/ramz.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/ramz.py -------------------------------------------------------------------------------- /jpegenc/subblocks/quantizer/romr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/quantizer/romr.py -------------------------------------------------------------------------------- /jpegenc/subblocks/rle/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/rle/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/rle/doublebuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/rle/doublebuffer.py -------------------------------------------------------------------------------- /jpegenc/subblocks/rle/entropycoder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/rle/entropycoder.py -------------------------------------------------------------------------------- /jpegenc/subblocks/rle/rle.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/rle/rle.py -------------------------------------------------------------------------------- /jpegenc/subblocks/rle/rlecore.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/rle/rlecore.py -------------------------------------------------------------------------------- /jpegenc/subblocks/zig_zag/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/zig_zag/__init__.py -------------------------------------------------------------------------------- /jpegenc/subblocks/zig_zag/zig_zag.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/subblocks/zig_zag/zig_zag.py -------------------------------------------------------------------------------- /jpegenc/testing/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/testing/__init__.py -------------------------------------------------------------------------------- /jpegenc/testing/testbenches.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/testing/testbenches.py -------------------------------------------------------------------------------- /jpegenc/testing/testing.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/jpegenc/testing/testing.py -------------------------------------------------------------------------------- /requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/requirements.txt -------------------------------------------------------------------------------- /scripts/ci/install_ghdl.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/scripts/ci/install_ghdl.sh -------------------------------------------------------------------------------- /scripts/ci/install_iverilog.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/scripts/ci/install_iverilog.sh -------------------------------------------------------------------------------- /scripts/ci/install_myhdl.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/scripts/ci/install_myhdl.sh -------------------------------------------------------------------------------- /setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/setup.py -------------------------------------------------------------------------------- /test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/Makefile -------------------------------------------------------------------------------- /test/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/__init__.py -------------------------------------------------------------------------------- /test/conftest.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/conftest.py -------------------------------------------------------------------------------- /test/header.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/header.hex -------------------------------------------------------------------------------- /test/huff_test_inputs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/huff_test_inputs.py -------------------------------------------------------------------------------- /test/quant_test_inputs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/quant_test_inputs.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/AC_CR_ROM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/AC_CR_ROM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/AC_ROM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/AC_ROM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/BUF_FIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/BUF_FIFO.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ByteStuffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ByteStuffer.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/CtrlSM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/CtrlSM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DBUFCTL.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DBUFCTL.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DCT1D.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DCT1D.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DCT2D.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DCT2D.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DC_CR_ROM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DC_CR_ROM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DC_ROM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DC_ROM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/DoubleFifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/DoubleFifo.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/FDCT.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/FDCT.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/FIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/FIFO.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/HeaderRAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/HeaderRAM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/HostIF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/HostIF.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/Huffman.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/Huffman.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/JFIFGen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/JFIFGen.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/JpegEnc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/JpegEnc.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/MDCT.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/MDCT.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/OutMux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/OutMux.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/QUANTIZER.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/QUANTIZER.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/QUANT_TOP.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/QUANT_TOP.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RAM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RAMF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RAMF.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RAMZ.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RAMZ.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RLE.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RLE.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RLE_TOP.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RLE_TOP.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ROME.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ROME.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ROMO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ROMO.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ROMR.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ROMR.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/RleDoubleFifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/RleDoubleFifo.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/SUB_RAMZ.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/SUB_RAMZ.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/SingleSM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/SingleSM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ZIGZAG.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ZIGZAG.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ZZ_TOP.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ZZ_TOP.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/fdct_read_proc_sm_mon.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/fdct_read_proc_sm_mon.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/header.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/header.hex -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/m_fdct_read_proc_sm_monitor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/m_fdct_read_proc_sm_monitor.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/m_zz_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/m_zz_rom.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/mdct_coefs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/mdct_coefs.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/output_files/RAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/output_files/RAM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/output_files/RAM_6x12.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/output_files/RAM_6x12.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/output_files/ROME.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/output_files/ROME.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/output_files/ROMO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/output_files/ROMO.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/output_files/ROMR.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/output_files/ROMR.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/r_divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/r_divider.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/ramz.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/ramz.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/rome.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/rome.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/romo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/romo.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/romr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/romr.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/verilog/wip_todo.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/verilog/wip_todo.txt -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/AC_CR_ROM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/AC_CR_ROM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/AC_ROM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/AC_ROM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/BUF_FIFO.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/BUF_FIFO.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ByteStuffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ByteStuffer.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/CtrlSM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/CtrlSM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DBUFCTL.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DBUFCTL.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DCT1D.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DCT1D.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DCT2D.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DCT2D.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DC_CR_ROM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DC_CR_ROM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DC_ROM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DC_ROM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/DoubleFifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/DoubleFifo.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/FDCT.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/FDCT.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/FIFO.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/FIFO.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/HeaderRAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/HeaderRAM.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/HeaderRam.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/HeaderRam.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/HostIF.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/HostIF.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/Huffman.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/Huffman.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/JFIFGen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/JFIFGen.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/JPEG_PKG.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/JPEG_PKG.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/JpegEnc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/JpegEnc.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/MDCT.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/MDCT.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/MDCT_PKG.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/MDCT_PKG.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/OutMux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/OutMux.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/QUANTIZER.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/QUANTIZER.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/QUANT_TOP.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/QUANT_TOP.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/RAM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/RAM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/RAMZ.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/RAMZ.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/RLE.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/RLE.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/RLE_TOP.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/RLE_TOP.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ROME.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ROME.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ROMO.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ROMO.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ROMR.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ROMR.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/RleDoubleFifo.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/RleDoubleFifo.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/SUB_RAMZ.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/SUB_RAMZ.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/SingleSM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/SingleSM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ZIGZAG.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ZIGZAG.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/ZZ_TOP.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/ZZ_TOP.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/header.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/header.hex -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/header_ram.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/header_ram.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/pck_myhdl_09.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/pck_myhdl_09.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/r_divider.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/r_divider.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/Makefile -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/ClkGen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/ClkGen.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/DCT_TROM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/DCT_TROM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/GPL_V2_Image_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/GPL_V2_Image_pkg.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/HostBFM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/HostBFM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/JPEG_TB.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/JPEG_TB.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/MDCTTB_PKG.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/MDCTTB_PKG.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/RAMSIM.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/vhdl/RAMSIM.vhd -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v1/vhdl/tb/work/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v1/vhdl/tb/work/Makefile -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/commons.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/commons.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/dct1pinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/dct1pinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/dct1sinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/dct1sinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/dct2sinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/dct2sinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/dctconstructs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/dctconstructs.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/quantizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/quantizer.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/rgb2ycbcr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/rgb2ycbcr.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/test/test_dct1pinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/test/test_dct1pinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/test/test_dct1sinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/test/test_dct1sinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/test/test_dct2sinpout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/test/test_dct2sinpout.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/test/test_quantizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/test/test_quantizer.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/myhdl/test/test_rgb2ycbcr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/myhdl/test/test_rgb2ycbcr.py -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cb_dct.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cb_dct.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cb_huff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cb_huff.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cb_quantizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cb_quantizer.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cbd_q_h.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cbd_q_h.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cr_dct.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cr_dct.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cr_huff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cr_huff.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/cr_quantizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/cr_quantizer.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/crd_q_h.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/crd_q_h.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/ff_checker.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/ff_checker.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/fifo_out.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/fifo_out.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/ja_bits_out.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/ja_bits_out.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/jpeg_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/jpeg_top.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/jpeg_top_TB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/jpeg_top_TB.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/pre_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/pre_fifo.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/rgb2ycbcr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/rgb2ycbcr.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/sync_fifo_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/sync_fifo_32.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/sync_fifo_ff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/sync_fifo_ff.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/y_dct.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/y_dct.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/y_huff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/y_huff.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/y_quantizer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/y_quantizer.v -------------------------------------------------------------------------------- /test/reference_designs/jpegenc_v2/verilog/yd_q_h.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/reference_designs/jpegenc_v2/verilog/yd_q_h.v -------------------------------------------------------------------------------- /test/rle_test_inputs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/rle_test_inputs.py -------------------------------------------------------------------------------- /test/setup.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/setup.cfg -------------------------------------------------------------------------------- /test/support/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/__init__.py -------------------------------------------------------------------------------- /test/support/jpeg_compare_bitstreams.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_compare_bitstreams.py -------------------------------------------------------------------------------- /test/support/jpeg_filelist.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_filelist.py -------------------------------------------------------------------------------- /test/support/jpeg_intf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_intf.py -------------------------------------------------------------------------------- /test/support/jpeg_prep_cosim.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_prep_cosim.py -------------------------------------------------------------------------------- /test/support/jpeg_roms.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_roms.py -------------------------------------------------------------------------------- /test/support/jpeg_v1_intf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_v1_intf.py -------------------------------------------------------------------------------- /test/support/jpeg_v2_intf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpeg_v2_intf.py -------------------------------------------------------------------------------- /test/support/jpegenc_v1_top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/jpegenc_v1_top.py -------------------------------------------------------------------------------- /test/support/opb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/opb.py -------------------------------------------------------------------------------- /test/support/signal_queue.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/signal_queue.py -------------------------------------------------------------------------------- /test/support/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/support/utils.py -------------------------------------------------------------------------------- /test/tb_jpegenc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/tb_jpegenc.v -------------------------------------------------------------------------------- /test/tb_mdct.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/tb_mdct.v -------------------------------------------------------------------------------- /test/test_backend.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_backend.py -------------------------------------------------------------------------------- /test/test_block_buffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_block_buffer.py -------------------------------------------------------------------------------- /test/test_bytestuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_bytestuffer.py -------------------------------------------------------------------------------- /test/test_dct_1d.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_dct_1d.py -------------------------------------------------------------------------------- /test/test_dct_2d.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_dct_2d.py -------------------------------------------------------------------------------- /test/test_divider.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_divider.py -------------------------------------------------------------------------------- /test/test_entropycoder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_entropycoder.py -------------------------------------------------------------------------------- /test/test_frontend_v2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_frontend_v2.py -------------------------------------------------------------------------------- /test/test_huffdoublebuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_huffdoublebuffer.py -------------------------------------------------------------------------------- /test/test_huffman.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_huffman.py -------------------------------------------------------------------------------- /test/test_images/color/small1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_images/color/small1.png -------------------------------------------------------------------------------- /test/test_images/color/small2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_images/color/small2.png -------------------------------------------------------------------------------- /test/test_images/color/small3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_images/color/small3.png -------------------------------------------------------------------------------- /test/test_images/color/small4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_images/color/small4.png -------------------------------------------------------------------------------- /test/test_quantizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_quantizer.py -------------------------------------------------------------------------------- /test/test_quantizer_core.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_quantizer_core.py -------------------------------------------------------------------------------- /test/test_ref_designs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_ref_designs.py -------------------------------------------------------------------------------- /test/test_ref_mdct.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_ref_mdct.py -------------------------------------------------------------------------------- /test/test_rgb2ycbcr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_rgb2ycbcr.py -------------------------------------------------------------------------------- /test/test_rgb2ycbcr_v2.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_rgb2ycbcr_v2.py -------------------------------------------------------------------------------- /test/test_rle.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_rle.py -------------------------------------------------------------------------------- /test/test_rlecore.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_rlecore.py -------------------------------------------------------------------------------- /test/test_rledoublebuffer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_rledoublebuffer.py -------------------------------------------------------------------------------- /test/test_zig_zag.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cfelton/test_jpeg/HEAD/test/test_zig_zag.py --------------------------------------------------------------------------------