├── .gitignore ├── LICENSE ├── README.md ├── aes ├── README.md ├── basic │ ├── Rcon.sv │ ├── Sbox.v │ ├── aes_encrypt_core.sv │ ├── aes_encrypt_core_basic_tb.log │ ├── aes_encrypt_core_basic_tb.sv │ ├── aes_encrypt_core_tb.log │ ├── aes_encrypt_core_tb.sv │ ├── cipher_text.txt │ ├── key.txt │ ├── key_schedule.sv │ ├── key_schedule_byte.v │ ├── key_schedule_tb.log │ ├── key_schedule_tb.sv │ ├── mix_column.sv │ ├── mix_column_tb.sv │ ├── plain_text.txt │ └── run.sh ├── cipher_text.txt ├── key.txt ├── plain_text.txt ├── sbox │ ├── Rcon.sv │ ├── Sbox.sv │ ├── key_schedule.sv │ ├── key_schedule_tb.log │ ├── key_schedule_tb.sv │ ├── run.sh │ └── sbox.mem ├── synth.sh ├── tbox │ ├── Rcon.v │ ├── Sbox.v │ ├── Te0box.v │ ├── Te1box.v │ ├── Te2box.v │ ├── Te3box.v │ ├── aes_encrypt_core.v │ ├── aes_encrypt_core_tb.log │ ├── aes_encrypt_core_tb.sv │ ├── aes_encrypt_top.v │ ├── cipher_text.txt │ ├── key.txt │ ├── plain_text.txt │ └── run.sh ├── tboxdp │ ├── Rcon.v │ ├── Sbox.v │ ├── Tbox.sv │ ├── aes_encrypt_core.sv │ ├── aes_encrypt_core_tb.log │ ├── aes_encrypt_core_tb.sv │ ├── cipher_text.txt │ ├── key.txt │ ├── plain_text.txt │ ├── run.sh │ ├── tbox0.mem │ ├── tbox1.mem │ ├── tbox2.mem │ └── tbox3.mem └── tboxsync │ ├── Rcon.sv │ ├── Sbox.sv │ ├── Tbox.sv │ ├── aes_encrypt_core.sv │ ├── aes_encrypt_core_tb.log │ ├── aes_encrypt_core_tb.sv │ ├── cipher_text.txt │ ├── key.txt │ ├── key_schedule.sv │ ├── plain_text.txt │ ├── run.sh │ ├── sbox.mem │ ├── tbox0.mem │ ├── tbox1.mem │ ├── tbox2.mem │ └── tbox3.mem ├── fec ├── README.md ├── gen.sv ├── rsenc.sv ├── rsenc_tb.log ├── rsenc_tb.sv └── run.sh ├── i2s ├── f1000.mem ├── gen.py ├── i2stx.sv └── i2stx_tb.sv ├── primitive └── counter.sv └── sha1 ├── Makefile ├── README.md ├── alphabet.txt ├── hmac_core.sv ├── hmac_core_tb1.log ├── hmac_core_tb1.mem ├── hmac_core_tb1.sv ├── mem.sv ├── reset.v ├── sha1block.sv ├── sha1block_tb.log ├── sha1block_tb.v ├── sha1core.sv ├── sha1core_tb1.log ├── sha1core_tb1.sv ├── sha1core_tb2.log ├── sha1core_tb2.sv ├── sha1round.sv ├── sha1shift.v ├── sha1shift_tb.log ├── sha1shift_tb.v ├── sha1top.sv ├── sha1top_tb.log ├── sha1top_tb.sv └── sha1top_tb.txt /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- 1 | # veriloglabs 2 | Undergraduate digital circuit laboratory 3 | -------------------------------------------------------------------------------- /aes/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/README.md -------------------------------------------------------------------------------- /aes/basic/Rcon.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/Rcon.sv -------------------------------------------------------------------------------- /aes/basic/Sbox.v: -------------------------------------------------------------------------------- 1 | ../tbox/Sbox.v -------------------------------------------------------------------------------- /aes/basic/aes_encrypt_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/aes_encrypt_core.sv -------------------------------------------------------------------------------- /aes/basic/aes_encrypt_core_basic_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/aes_encrypt_core_basic_tb.log -------------------------------------------------------------------------------- /aes/basic/aes_encrypt_core_basic_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/aes_encrypt_core_basic_tb.sv -------------------------------------------------------------------------------- /aes/basic/aes_encrypt_core_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/aes_encrypt_core_tb.log -------------------------------------------------------------------------------- /aes/basic/aes_encrypt_core_tb.sv: -------------------------------------------------------------------------------- 1 | ../tbox/aes_encrypt_core_tb.sv -------------------------------------------------------------------------------- /aes/basic/cipher_text.txt: -------------------------------------------------------------------------------- 1 | ../cipher_text.txt -------------------------------------------------------------------------------- /aes/basic/key.txt: -------------------------------------------------------------------------------- 1 | ../key.txt -------------------------------------------------------------------------------- /aes/basic/key_schedule.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/key_schedule.sv -------------------------------------------------------------------------------- /aes/basic/key_schedule_byte.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/key_schedule_byte.v -------------------------------------------------------------------------------- /aes/basic/key_schedule_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/key_schedule_tb.log -------------------------------------------------------------------------------- /aes/basic/key_schedule_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/key_schedule_tb.sv -------------------------------------------------------------------------------- /aes/basic/mix_column.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/mix_column.sv -------------------------------------------------------------------------------- /aes/basic/mix_column_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/mix_column_tb.sv -------------------------------------------------------------------------------- /aes/basic/plain_text.txt: -------------------------------------------------------------------------------- 1 | ../plain_text.txt -------------------------------------------------------------------------------- /aes/basic/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/basic/run.sh -------------------------------------------------------------------------------- /aes/cipher_text.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/cipher_text.txt -------------------------------------------------------------------------------- /aes/key.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/key.txt -------------------------------------------------------------------------------- /aes/plain_text.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/plain_text.txt -------------------------------------------------------------------------------- /aes/sbox/Rcon.sv: -------------------------------------------------------------------------------- 1 | ../basic/Rcon.sv -------------------------------------------------------------------------------- /aes/sbox/Sbox.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/Sbox.sv -------------------------------------------------------------------------------- /aes/sbox/key_schedule.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/key_schedule.sv -------------------------------------------------------------------------------- /aes/sbox/key_schedule_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/key_schedule_tb.log -------------------------------------------------------------------------------- /aes/sbox/key_schedule_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/key_schedule_tb.sv -------------------------------------------------------------------------------- /aes/sbox/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/run.sh -------------------------------------------------------------------------------- /aes/sbox/sbox.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/sbox/sbox.mem -------------------------------------------------------------------------------- /aes/synth.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/synth.sh -------------------------------------------------------------------------------- /aes/tbox/Rcon.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Rcon.v -------------------------------------------------------------------------------- /aes/tbox/Sbox.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Sbox.v -------------------------------------------------------------------------------- /aes/tbox/Te0box.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Te0box.v -------------------------------------------------------------------------------- /aes/tbox/Te1box.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Te1box.v -------------------------------------------------------------------------------- /aes/tbox/Te2box.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Te2box.v -------------------------------------------------------------------------------- /aes/tbox/Te3box.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/Te3box.v -------------------------------------------------------------------------------- /aes/tbox/aes_encrypt_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/aes_encrypt_core.v -------------------------------------------------------------------------------- /aes/tbox/aes_encrypt_core_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/aes_encrypt_core_tb.log -------------------------------------------------------------------------------- /aes/tbox/aes_encrypt_core_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/aes_encrypt_core_tb.sv -------------------------------------------------------------------------------- /aes/tbox/aes_encrypt_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/aes_encrypt_top.v -------------------------------------------------------------------------------- /aes/tbox/cipher_text.txt: -------------------------------------------------------------------------------- 1 | ../cipher_text.txt -------------------------------------------------------------------------------- /aes/tbox/key.txt: -------------------------------------------------------------------------------- 1 | ../key.txt -------------------------------------------------------------------------------- /aes/tbox/plain_text.txt: -------------------------------------------------------------------------------- 1 | ../plain_text.txt -------------------------------------------------------------------------------- /aes/tbox/run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tbox/run.sh -------------------------------------------------------------------------------- /aes/tboxdp/Rcon.v: -------------------------------------------------------------------------------- 1 | ../tbox/Rcon.v -------------------------------------------------------------------------------- /aes/tboxdp/Sbox.v: -------------------------------------------------------------------------------- 1 | ../tbox/Sbox.v -------------------------------------------------------------------------------- /aes/tboxdp/Tbox.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/Tbox.sv -------------------------------------------------------------------------------- /aes/tboxdp/aes_encrypt_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/aes_encrypt_core.sv -------------------------------------------------------------------------------- /aes/tboxdp/aes_encrypt_core_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/aes_encrypt_core_tb.log -------------------------------------------------------------------------------- /aes/tboxdp/aes_encrypt_core_tb.sv: -------------------------------------------------------------------------------- 1 | ../tbox/aes_encrypt_core_tb.sv -------------------------------------------------------------------------------- /aes/tboxdp/cipher_text.txt: -------------------------------------------------------------------------------- 1 | ../cipher_text.txt -------------------------------------------------------------------------------- /aes/tboxdp/key.txt: -------------------------------------------------------------------------------- 1 | ../key.txt -------------------------------------------------------------------------------- /aes/tboxdp/plain_text.txt: -------------------------------------------------------------------------------- 1 | ../plain_text.txt -------------------------------------------------------------------------------- /aes/tboxdp/run.sh: -------------------------------------------------------------------------------- 1 | ../tbox/run.sh -------------------------------------------------------------------------------- /aes/tboxdp/tbox0.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/tbox0.mem -------------------------------------------------------------------------------- /aes/tboxdp/tbox1.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/tbox1.mem -------------------------------------------------------------------------------- /aes/tboxdp/tbox2.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/tbox2.mem -------------------------------------------------------------------------------- /aes/tboxdp/tbox3.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxdp/tbox3.mem -------------------------------------------------------------------------------- /aes/tboxsync/Rcon.sv: -------------------------------------------------------------------------------- 1 | ../sbox/Rcon.sv -------------------------------------------------------------------------------- /aes/tboxsync/Sbox.sv: -------------------------------------------------------------------------------- 1 | ../sbox/Sbox.sv -------------------------------------------------------------------------------- /aes/tboxsync/Tbox.sv: -------------------------------------------------------------------------------- 1 | ../tboxdp/Tbox.sv -------------------------------------------------------------------------------- /aes/tboxsync/aes_encrypt_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxsync/aes_encrypt_core.sv -------------------------------------------------------------------------------- /aes/tboxsync/aes_encrypt_core_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/aes/tboxsync/aes_encrypt_core_tb.log -------------------------------------------------------------------------------- /aes/tboxsync/aes_encrypt_core_tb.sv: -------------------------------------------------------------------------------- 1 | ../tbox/aes_encrypt_core_tb.sv -------------------------------------------------------------------------------- /aes/tboxsync/cipher_text.txt: -------------------------------------------------------------------------------- 1 | ../cipher_text.txt -------------------------------------------------------------------------------- /aes/tboxsync/key.txt: -------------------------------------------------------------------------------- 1 | ../key.txt -------------------------------------------------------------------------------- /aes/tboxsync/key_schedule.sv: -------------------------------------------------------------------------------- 1 | ../sbox/key_schedule.sv -------------------------------------------------------------------------------- /aes/tboxsync/plain_text.txt: -------------------------------------------------------------------------------- 1 | ../plain_text.txt -------------------------------------------------------------------------------- /aes/tboxsync/run.sh: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | 3 | iverilog -g2012 *.sv && ./a.out | tee aes_encrypt_core_tb.log 4 | -------------------------------------------------------------------------------- /aes/tboxsync/sbox.mem: -------------------------------------------------------------------------------- 1 | ../sbox/sbox.mem -------------------------------------------------------------------------------- /aes/tboxsync/tbox0.mem: -------------------------------------------------------------------------------- 1 | ../tboxdp/tbox0.mem -------------------------------------------------------------------------------- /aes/tboxsync/tbox1.mem: -------------------------------------------------------------------------------- 1 | ../tboxdp/tbox1.mem -------------------------------------------------------------------------------- /aes/tboxsync/tbox2.mem: -------------------------------------------------------------------------------- 1 | ../tboxdp/tbox2.mem -------------------------------------------------------------------------------- /aes/tboxsync/tbox3.mem: -------------------------------------------------------------------------------- 1 | ../tboxdp/tbox3.mem -------------------------------------------------------------------------------- /fec/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/fec/README.md -------------------------------------------------------------------------------- /fec/gen.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/fec/gen.sv -------------------------------------------------------------------------------- /fec/rsenc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/fec/rsenc.sv -------------------------------------------------------------------------------- /fec/rsenc_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/fec/rsenc_tb.log -------------------------------------------------------------------------------- /fec/rsenc_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/fec/rsenc_tb.sv -------------------------------------------------------------------------------- /fec/run.sh: -------------------------------------------------------------------------------- 1 | #!/bin/bash 2 | 3 | iverilog -g2012 *.sv && ./a.out 4 | -------------------------------------------------------------------------------- /i2s/f1000.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/i2s/f1000.mem -------------------------------------------------------------------------------- /i2s/gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/i2s/gen.py -------------------------------------------------------------------------------- /i2s/i2stx.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/i2s/i2stx.sv -------------------------------------------------------------------------------- /i2s/i2stx_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/i2s/i2stx_tb.sv -------------------------------------------------------------------------------- /primitive/counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/primitive/counter.sv -------------------------------------------------------------------------------- /sha1/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/Makefile -------------------------------------------------------------------------------- /sha1/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/README.md -------------------------------------------------------------------------------- /sha1/alphabet.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/alphabet.txt -------------------------------------------------------------------------------- /sha1/hmac_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/hmac_core.sv -------------------------------------------------------------------------------- /sha1/hmac_core_tb1.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/hmac_core_tb1.log -------------------------------------------------------------------------------- /sha1/hmac_core_tb1.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/hmac_core_tb1.mem -------------------------------------------------------------------------------- /sha1/hmac_core_tb1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/hmac_core_tb1.sv -------------------------------------------------------------------------------- /sha1/mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/mem.sv -------------------------------------------------------------------------------- /sha1/reset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/reset.v -------------------------------------------------------------------------------- /sha1/sha1block.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1block.sv -------------------------------------------------------------------------------- /sha1/sha1block_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1block_tb.log -------------------------------------------------------------------------------- /sha1/sha1block_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1block_tb.v -------------------------------------------------------------------------------- /sha1/sha1core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1core.sv -------------------------------------------------------------------------------- /sha1/sha1core_tb1.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1core_tb1.log -------------------------------------------------------------------------------- /sha1/sha1core_tb1.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1core_tb1.sv -------------------------------------------------------------------------------- /sha1/sha1core_tb2.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1core_tb2.log -------------------------------------------------------------------------------- /sha1/sha1core_tb2.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1core_tb2.sv -------------------------------------------------------------------------------- /sha1/sha1round.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1round.sv -------------------------------------------------------------------------------- /sha1/sha1shift.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1shift.v -------------------------------------------------------------------------------- /sha1/sha1shift_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1shift_tb.log -------------------------------------------------------------------------------- /sha1/sha1shift_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1shift_tb.v -------------------------------------------------------------------------------- /sha1/sha1top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1top.sv -------------------------------------------------------------------------------- /sha1/sha1top_tb.log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1top_tb.log -------------------------------------------------------------------------------- /sha1/sha1top_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1top_tb.sv -------------------------------------------------------------------------------- /sha1/sha1top_tb.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chenshuo/veriloglabs/HEAD/sha1/sha1top_tb.txt --------------------------------------------------------------------------------