├── README.md ├── design ├── frame_ctrl.v ├── icap │ ├── icap.v.bak │ ├── icap_ctrl.v │ ├── icap_top.v │ ├── icap_top.v.bak │ ├── key_debounce.v │ └── led_water.v.bak ├── online_lever.v ├── online_lever.v.bak ├── spi_byte_write │ ├── byte_ctrl.v │ ├── byte_ctrl.v.bak │ ├── spi_byte_write.v │ ├── spi_byte_write.v.bak │ ├── spi_pp.v.bak │ ├── uart_bps_rx.v │ ├── uart_bps_rx.v.bak │ ├── uart_rx.v │ ├── uart_top.v │ └── uart_tx.v ├── spi_ce │ ├── i_start.v.bak │ ├── key_debounce.v │ ├── se_ctrl.v │ ├── se_ctrl.v.bak │ ├── se_start.v │ ├── se_start.v.bak │ ├── spi_ce.v │ └── spi_ce.v.bak └── uart │ ├── uart_bps_rx.v │ ├── uart_bps_rx.v.bak │ ├── uart_rx.v │ ├── uart_rx.v.bak │ ├── uart_top.v │ ├── uart_top.v.bak │ ├── uart_tx.v │ ├── uart_tx.v.bak │ └── vga_module.v.bak ├── img-folder ├── 在线升级结构图.png └── 结构框图.png ├── ise └── online_lever │ ├── iseconfig │ ├── online_lever.projectmgr │ ├── online_lever.xreport │ └── spi_ce.xreport │ ├── modelsim.ini │ ├── online_lever.bgn │ ├── online_lever.bit │ ├── online_lever.bld │ ├── online_lever.cmd_log │ ├── online_lever.drc │ ├── online_lever.gise │ ├── online_lever.lso │ ├── online_lever.ncd │ ├── online_lever.ngc │ ├── online_lever.ngd │ ├── online_lever.ngr │ ├── online_lever.pad │ ├── online_lever.par │ ├── online_lever.pcf │ ├── online_lever.prj │ ├── online_lever.ptwx │ ├── online_lever.syr │ ├── online_lever.twr │ ├── online_lever.twx │ ├── online_lever.unroutes │ ├── online_lever.ut │ ├── online_lever.xise │ ├── online_lever.xpi │ ├── online_lever.xst │ ├── online_lever_bitgen.xwbt │ ├── online_lever_envsettings.html │ ├── online_lever_guide.ncd │ ├── online_lever_map.map │ ├── online_lever_map.mrp │ ├── online_lever_map.ncd │ ├── online_lever_map.ngm │ ├── online_lever_map.xrpt │ ├── online_lever_ngdbuild.xrpt │ ├── online_lever_pad.csv │ ├── online_lever_pad.txt │ ├── online_lever_par.xrpt │ ├── online_lever_summary.html │ ├── online_lever_summary.xml │ ├── online_lever_usage.xml │ ├── online_lever_xst.xrpt │ ├── par_usage_statistics.html │ ├── spi_ce.cmd_log │ ├── spi_ce.lso │ ├── spi_ce.ngc │ ├── spi_ce.ngr │ ├── spi_ce.prj │ ├── spi_ce.syr │ ├── spi_ce.xst │ ├── spi_ce_envsettings.html │ ├── spi_ce_summary.html │ ├── spi_ce_xst.xrpt │ ├── tb_online_lever.fdo │ ├── tb_online_lever.udo │ ├── tb_online_lever.v │ ├── tb_online_lever.v.bak │ ├── tb_online_lever.vhd │ ├── tb_online_lever_wave.fdo │ ├── transcript │ ├── usage_statistics_webtalk.html │ └── vsim.wlf ├── online_lever.cfi ├── online_lever.mcs ├── online_lever.prm └── sim ├── run.do ├── tb_online_lever.v └── work └── _info /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/README.md -------------------------------------------------------------------------------- /design/frame_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/frame_ctrl.v -------------------------------------------------------------------------------- /design/icap/icap.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/icap.v.bak -------------------------------------------------------------------------------- /design/icap/icap_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/icap_ctrl.v -------------------------------------------------------------------------------- /design/icap/icap_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/icap_top.v -------------------------------------------------------------------------------- /design/icap/icap_top.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/icap_top.v.bak -------------------------------------------------------------------------------- /design/icap/key_debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/key_debounce.v -------------------------------------------------------------------------------- /design/icap/led_water.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/icap/led_water.v.bak -------------------------------------------------------------------------------- /design/online_lever.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/online_lever.v -------------------------------------------------------------------------------- /design/online_lever.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/online_lever.v.bak -------------------------------------------------------------------------------- /design/spi_byte_write/byte_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/byte_ctrl.v -------------------------------------------------------------------------------- /design/spi_byte_write/byte_ctrl.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/byte_ctrl.v.bak -------------------------------------------------------------------------------- /design/spi_byte_write/spi_byte_write.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/spi_byte_write.v -------------------------------------------------------------------------------- /design/spi_byte_write/spi_byte_write.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/spi_byte_write.v.bak -------------------------------------------------------------------------------- /design/spi_byte_write/spi_pp.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/spi_pp.v.bak -------------------------------------------------------------------------------- /design/spi_byte_write/uart_bps_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/uart_bps_rx.v -------------------------------------------------------------------------------- /design/spi_byte_write/uart_bps_rx.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/uart_bps_rx.v.bak -------------------------------------------------------------------------------- /design/spi_byte_write/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/uart_rx.v -------------------------------------------------------------------------------- /design/spi_byte_write/uart_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/uart_top.v -------------------------------------------------------------------------------- /design/spi_byte_write/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_byte_write/uart_tx.v -------------------------------------------------------------------------------- /design/spi_ce/i_start.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/i_start.v.bak -------------------------------------------------------------------------------- /design/spi_ce/key_debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/key_debounce.v -------------------------------------------------------------------------------- /design/spi_ce/se_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/se_ctrl.v -------------------------------------------------------------------------------- /design/spi_ce/se_ctrl.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/se_ctrl.v.bak -------------------------------------------------------------------------------- /design/spi_ce/se_start.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/se_start.v -------------------------------------------------------------------------------- /design/spi_ce/se_start.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/se_start.v.bak -------------------------------------------------------------------------------- /design/spi_ce/spi_ce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/spi_ce.v -------------------------------------------------------------------------------- /design/spi_ce/spi_ce.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/spi_ce/spi_ce.v.bak -------------------------------------------------------------------------------- /design/uart/uart_bps_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_bps_rx.v -------------------------------------------------------------------------------- /design/uart/uart_bps_rx.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_bps_rx.v.bak -------------------------------------------------------------------------------- /design/uart/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_rx.v -------------------------------------------------------------------------------- /design/uart/uart_rx.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_rx.v.bak -------------------------------------------------------------------------------- /design/uart/uart_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_top.v -------------------------------------------------------------------------------- /design/uart/uart_top.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_top.v.bak -------------------------------------------------------------------------------- /design/uart/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_tx.v -------------------------------------------------------------------------------- /design/uart/uart_tx.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/uart_tx.v.bak -------------------------------------------------------------------------------- /design/uart/vga_module.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/design/uart/vga_module.v.bak -------------------------------------------------------------------------------- /img-folder/在线升级结构图.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/img-folder/在线升级结构图.png -------------------------------------------------------------------------------- /img-folder/结构框图.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/img-folder/结构框图.png -------------------------------------------------------------------------------- /ise/online_lever/iseconfig/online_lever.projectmgr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/iseconfig/online_lever.projectmgr -------------------------------------------------------------------------------- /ise/online_lever/iseconfig/online_lever.xreport: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/iseconfig/online_lever.xreport -------------------------------------------------------------------------------- /ise/online_lever/iseconfig/spi_ce.xreport: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/iseconfig/spi_ce.xreport -------------------------------------------------------------------------------- /ise/online_lever/modelsim.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/modelsim.ini -------------------------------------------------------------------------------- /ise/online_lever/online_lever.bgn: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.bgn -------------------------------------------------------------------------------- /ise/online_lever/online_lever.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.bit -------------------------------------------------------------------------------- /ise/online_lever/online_lever.bld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.bld -------------------------------------------------------------------------------- /ise/online_lever/online_lever.cmd_log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.cmd_log -------------------------------------------------------------------------------- /ise/online_lever/online_lever.drc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.drc -------------------------------------------------------------------------------- /ise/online_lever/online_lever.gise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.gise -------------------------------------------------------------------------------- /ise/online_lever/online_lever.lso: -------------------------------------------------------------------------------- 1 | work 2 | -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ncd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ncd -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ngc -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ngd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ngd -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ngr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ngr -------------------------------------------------------------------------------- /ise/online_lever/online_lever.pad: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.pad -------------------------------------------------------------------------------- /ise/online_lever/online_lever.par: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.par -------------------------------------------------------------------------------- /ise/online_lever/online_lever.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.pcf -------------------------------------------------------------------------------- /ise/online_lever/online_lever.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.prj -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ptwx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ptwx -------------------------------------------------------------------------------- /ise/online_lever/online_lever.syr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.syr -------------------------------------------------------------------------------- /ise/online_lever/online_lever.twr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.twr -------------------------------------------------------------------------------- /ise/online_lever/online_lever.twx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.twx -------------------------------------------------------------------------------- /ise/online_lever/online_lever.unroutes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.unroutes -------------------------------------------------------------------------------- /ise/online_lever/online_lever.ut: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.ut -------------------------------------------------------------------------------- /ise/online_lever/online_lever.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.xise -------------------------------------------------------------------------------- /ise/online_lever/online_lever.xpi: -------------------------------------------------------------------------------- 1 | PROGRAM=PAR 2 | STATE=ROUTED 3 | TIMESPECS_MET=YES 4 | -------------------------------------------------------------------------------- /ise/online_lever/online_lever.xst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever.xst -------------------------------------------------------------------------------- /ise/online_lever/online_lever_bitgen.xwbt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_bitgen.xwbt -------------------------------------------------------------------------------- /ise/online_lever/online_lever_envsettings.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_envsettings.html -------------------------------------------------------------------------------- /ise/online_lever/online_lever_guide.ncd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_guide.ncd -------------------------------------------------------------------------------- /ise/online_lever/online_lever_map.map: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_map.map -------------------------------------------------------------------------------- /ise/online_lever/online_lever_map.mrp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_map.mrp -------------------------------------------------------------------------------- /ise/online_lever/online_lever_map.ncd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_map.ncd -------------------------------------------------------------------------------- /ise/online_lever/online_lever_map.ngm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_map.ngm -------------------------------------------------------------------------------- /ise/online_lever/online_lever_map.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_map.xrpt -------------------------------------------------------------------------------- /ise/online_lever/online_lever_ngdbuild.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_ngdbuild.xrpt -------------------------------------------------------------------------------- /ise/online_lever/online_lever_pad.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_pad.csv -------------------------------------------------------------------------------- /ise/online_lever/online_lever_pad.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_pad.txt -------------------------------------------------------------------------------- /ise/online_lever/online_lever_par.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_par.xrpt -------------------------------------------------------------------------------- /ise/online_lever/online_lever_summary.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_summary.html -------------------------------------------------------------------------------- /ise/online_lever/online_lever_summary.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_summary.xml -------------------------------------------------------------------------------- /ise/online_lever/online_lever_usage.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_usage.xml -------------------------------------------------------------------------------- /ise/online_lever/online_lever_xst.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/online_lever_xst.xrpt -------------------------------------------------------------------------------- /ise/online_lever/par_usage_statistics.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/par_usage_statistics.html -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.cmd_log: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.cmd_log -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.lso: -------------------------------------------------------------------------------- 1 | work 2 | -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.ngc -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.ngr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.ngr -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.prj -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.syr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.syr -------------------------------------------------------------------------------- /ise/online_lever/spi_ce.xst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce.xst -------------------------------------------------------------------------------- /ise/online_lever/spi_ce_envsettings.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce_envsettings.html -------------------------------------------------------------------------------- /ise/online_lever/spi_ce_summary.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce_summary.html -------------------------------------------------------------------------------- /ise/online_lever/spi_ce_xst.xrpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/spi_ce_xst.xrpt -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever.fdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever.fdo -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever.udo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever.udo -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever.v -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever.v.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever.v.bak -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever.vhd -------------------------------------------------------------------------------- /ise/online_lever/tb_online_lever_wave.fdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/tb_online_lever_wave.fdo -------------------------------------------------------------------------------- /ise/online_lever/transcript: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/transcript -------------------------------------------------------------------------------- /ise/online_lever/usage_statistics_webtalk.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/usage_statistics_webtalk.html -------------------------------------------------------------------------------- /ise/online_lever/vsim.wlf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/ise/online_lever/vsim.wlf -------------------------------------------------------------------------------- /online_lever.cfi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/online_lever.cfi -------------------------------------------------------------------------------- /online_lever.mcs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/online_lever.mcs -------------------------------------------------------------------------------- /online_lever.prm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/online_lever.prm -------------------------------------------------------------------------------- /sim/run.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/sim/run.do -------------------------------------------------------------------------------- /sim/tb_online_lever.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/sim/tb_online_lever.v -------------------------------------------------------------------------------- /sim/work/_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chinkwo/FPGA-multiboot/HEAD/sim/work/_info --------------------------------------------------------------------------------