├── .gitignore ├── .travis.yml ├── LICENSE ├── README.md ├── configs ├── README.md ├── veer.config └── veer_config_gen.py ├── design ├── dbg │ └── dbg.sv ├── dec │ ├── cdecode │ ├── csrdecode │ ├── dec.sv │ ├── dec_decode_ctl.sv │ ├── dec_gpr_ctl.sv │ ├── dec_ib_ctl.sv │ ├── dec_tlu_ctl.sv │ ├── dec_trigger.sv │ └── decode ├── dma_ctrl.sv ├── dmi │ ├── dmi_jtag_to_core_sync.v │ ├── dmi_wrapper.v │ └── rvjtag_tap.sv ├── exu │ ├── exu.sv │ ├── exu_alu_ctl.sv │ ├── exu_div_ctl.sv │ └── exu_mul_ctl.sv ├── flist.questa ├── ifu │ ├── ifu.sv │ ├── ifu_aln_ctl.sv │ ├── ifu_bp_ctl.sv │ ├── ifu_compress_ctl.sv │ ├── ifu_ic_mem.sv │ ├── ifu_iccm_mem.sv │ ├── ifu_ifc_ctl.sv │ └── ifu_mem_ctl.sv ├── include │ ├── build.h │ ├── global.h │ └── veer_types.sv ├── lib │ ├── ahb_to_axi4.sv │ ├── axi4_to_ahb.sv │ ├── beh_lib.sv │ ├── mem_lib.sv │ └── svci_to_axi4.sv ├── lsu │ ├── lsu.sv │ ├── lsu_addrcheck.sv │ ├── lsu_bus_buffer.sv │ ├── lsu_bus_intf.sv │ ├── lsu_clkdomain.sv │ ├── lsu_dccm_ctl.sv │ ├── lsu_dccm_mem.sv │ ├── lsu_ecc.sv │ ├── lsu_lsc_ctl.sv │ ├── lsu_stbuf.sv │ └── lsu_trigger.sv ├── mem.sv ├── pic_ctrl.sv ├── veer.sv └── veer_wrapper.sv ├── docs ├── README.md └── RISC-V_VeeR_EH1_PRM.pdf ├── release-notes.md ├── testbench ├── ahb_sif.sv ├── asm │ ├── cmark.c │ ├── cmark.mki │ ├── cmark_dccm.c │ ├── cmark_dccm.ld │ ├── cmark_dccm.mki │ ├── cmark_iccm.c │ ├── cmark_iccm.ld │ ├── cmark_iccm.mki │ ├── crt0.s │ ├── hello_world.s │ ├── hello_world_dccm.ld │ ├── hello_world_dccm.s │ ├── hello_world_iccm.ld │ ├── hello_world_iccm.s │ └── printf.c ├── axi_lsu_dma_bridge.sv ├── dasm.svi ├── flist ├── hex │ ├── cmark.hex │ ├── cmark_dccm.hex │ ├── cmark_iccm.hex │ ├── dhry.hex │ ├── hello_world.hex │ ├── hello_world_dccm.hex │ └── hello_world_iccm.hex ├── input.tcl ├── link.ld ├── tb_top.sv ├── test_tb_top.cpp └── tests │ ├── dhry │ ├── README │ ├── crt0.s │ ├── dhry.h │ ├── dhry.ld │ ├── dhry.mki │ ├── dhry_1.c │ ├── dhry_2.c │ └── printf.c │ └── hello_world │ ├── Makefile │ └── hello_world.s ├── tools ├── JSON.pm ├── Makefile ├── addassign ├── coredecode ├── picmap ├── smalldiv ├── unrollforverilator └── vivado.tcl └── veer.core /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/.gitignore -------------------------------------------------------------------------------- /.travis.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/.travis.yml -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/README.md -------------------------------------------------------------------------------- /configs/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/configs/README.md -------------------------------------------------------------------------------- /configs/veer.config: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/configs/veer.config -------------------------------------------------------------------------------- /configs/veer_config_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/configs/veer_config_gen.py -------------------------------------------------------------------------------- /design/dbg/dbg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dbg/dbg.sv -------------------------------------------------------------------------------- /design/dec/cdecode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/cdecode -------------------------------------------------------------------------------- /design/dec/csrdecode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/csrdecode -------------------------------------------------------------------------------- /design/dec/dec.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec.sv -------------------------------------------------------------------------------- /design/dec/dec_decode_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec_decode_ctl.sv -------------------------------------------------------------------------------- /design/dec/dec_gpr_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec_gpr_ctl.sv -------------------------------------------------------------------------------- /design/dec/dec_ib_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec_ib_ctl.sv -------------------------------------------------------------------------------- /design/dec/dec_tlu_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec_tlu_ctl.sv -------------------------------------------------------------------------------- /design/dec/dec_trigger.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/dec_trigger.sv -------------------------------------------------------------------------------- /design/dec/decode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dec/decode -------------------------------------------------------------------------------- /design/dma_ctrl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dma_ctrl.sv -------------------------------------------------------------------------------- /design/dmi/dmi_jtag_to_core_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dmi/dmi_jtag_to_core_sync.v -------------------------------------------------------------------------------- /design/dmi/dmi_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dmi/dmi_wrapper.v -------------------------------------------------------------------------------- /design/dmi/rvjtag_tap.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/dmi/rvjtag_tap.sv -------------------------------------------------------------------------------- /design/exu/exu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/exu/exu.sv -------------------------------------------------------------------------------- /design/exu/exu_alu_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/exu/exu_alu_ctl.sv -------------------------------------------------------------------------------- /design/exu/exu_div_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/exu/exu_div_ctl.sv -------------------------------------------------------------------------------- /design/exu/exu_mul_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/exu/exu_mul_ctl.sv -------------------------------------------------------------------------------- /design/flist.questa: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/flist.questa -------------------------------------------------------------------------------- /design/ifu/ifu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu.sv -------------------------------------------------------------------------------- /design/ifu/ifu_aln_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_aln_ctl.sv -------------------------------------------------------------------------------- /design/ifu/ifu_bp_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_bp_ctl.sv -------------------------------------------------------------------------------- /design/ifu/ifu_compress_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_compress_ctl.sv -------------------------------------------------------------------------------- /design/ifu/ifu_ic_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_ic_mem.sv -------------------------------------------------------------------------------- /design/ifu/ifu_iccm_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_iccm_mem.sv -------------------------------------------------------------------------------- /design/ifu/ifu_ifc_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_ifc_ctl.sv -------------------------------------------------------------------------------- /design/ifu/ifu_mem_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/ifu/ifu_mem_ctl.sv -------------------------------------------------------------------------------- /design/include/build.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/include/build.h -------------------------------------------------------------------------------- /design/include/global.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/include/global.h -------------------------------------------------------------------------------- /design/include/veer_types.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/include/veer_types.sv -------------------------------------------------------------------------------- /design/lib/ahb_to_axi4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lib/ahb_to_axi4.sv -------------------------------------------------------------------------------- /design/lib/axi4_to_ahb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lib/axi4_to_ahb.sv -------------------------------------------------------------------------------- /design/lib/beh_lib.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lib/beh_lib.sv -------------------------------------------------------------------------------- /design/lib/mem_lib.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lib/mem_lib.sv -------------------------------------------------------------------------------- /design/lib/svci_to_axi4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lib/svci_to_axi4.sv -------------------------------------------------------------------------------- /design/lsu/lsu.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu.sv -------------------------------------------------------------------------------- /design/lsu/lsu_addrcheck.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_addrcheck.sv -------------------------------------------------------------------------------- /design/lsu/lsu_bus_buffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_bus_buffer.sv -------------------------------------------------------------------------------- /design/lsu/lsu_bus_intf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_bus_intf.sv -------------------------------------------------------------------------------- /design/lsu/lsu_clkdomain.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_clkdomain.sv -------------------------------------------------------------------------------- /design/lsu/lsu_dccm_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_dccm_ctl.sv -------------------------------------------------------------------------------- /design/lsu/lsu_dccm_mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_dccm_mem.sv -------------------------------------------------------------------------------- /design/lsu/lsu_ecc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_ecc.sv -------------------------------------------------------------------------------- /design/lsu/lsu_lsc_ctl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_lsc_ctl.sv -------------------------------------------------------------------------------- /design/lsu/lsu_stbuf.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_stbuf.sv -------------------------------------------------------------------------------- /design/lsu/lsu_trigger.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/lsu/lsu_trigger.sv -------------------------------------------------------------------------------- /design/mem.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/mem.sv -------------------------------------------------------------------------------- /design/pic_ctrl.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/pic_ctrl.sv -------------------------------------------------------------------------------- /design/veer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/veer.sv -------------------------------------------------------------------------------- /design/veer_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/design/veer_wrapper.sv -------------------------------------------------------------------------------- /docs/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/docs/README.md -------------------------------------------------------------------------------- /docs/RISC-V_VeeR_EH1_PRM.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/docs/RISC-V_VeeR_EH1_PRM.pdf -------------------------------------------------------------------------------- /release-notes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/release-notes.md -------------------------------------------------------------------------------- /testbench/ahb_sif.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/ahb_sif.sv -------------------------------------------------------------------------------- /testbench/asm/cmark.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/cmark.c -------------------------------------------------------------------------------- /testbench/asm/cmark.mki: -------------------------------------------------------------------------------- 1 | OFILES = crt0.o printf.o cmark.o 2 | -------------------------------------------------------------------------------- /testbench/asm/cmark_dccm.c: -------------------------------------------------------------------------------- 1 | cmark.c -------------------------------------------------------------------------------- /testbench/asm/cmark_dccm.ld: -------------------------------------------------------------------------------- 1 | hello_world_dccm.ld -------------------------------------------------------------------------------- /testbench/asm/cmark_dccm.mki: -------------------------------------------------------------------------------- 1 | cmark.mki -------------------------------------------------------------------------------- /testbench/asm/cmark_iccm.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/cmark_iccm.c -------------------------------------------------------------------------------- /testbench/asm/cmark_iccm.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/cmark_iccm.ld -------------------------------------------------------------------------------- /testbench/asm/cmark_iccm.mki: -------------------------------------------------------------------------------- 1 | cmark.mki -------------------------------------------------------------------------------- /testbench/asm/crt0.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/crt0.s -------------------------------------------------------------------------------- /testbench/asm/hello_world.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/hello_world.s -------------------------------------------------------------------------------- /testbench/asm/hello_world_dccm.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/hello_world_dccm.ld -------------------------------------------------------------------------------- /testbench/asm/hello_world_dccm.s: -------------------------------------------------------------------------------- 1 | hello_world.s -------------------------------------------------------------------------------- /testbench/asm/hello_world_iccm.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/hello_world_iccm.ld -------------------------------------------------------------------------------- /testbench/asm/hello_world_iccm.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/hello_world_iccm.s -------------------------------------------------------------------------------- /testbench/asm/printf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/asm/printf.c -------------------------------------------------------------------------------- /testbench/axi_lsu_dma_bridge.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/axi_lsu_dma_bridge.sv -------------------------------------------------------------------------------- /testbench/dasm.svi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/dasm.svi -------------------------------------------------------------------------------- /testbench/flist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/flist -------------------------------------------------------------------------------- /testbench/hex/cmark.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/cmark.hex -------------------------------------------------------------------------------- /testbench/hex/cmark_dccm.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/cmark_dccm.hex -------------------------------------------------------------------------------- /testbench/hex/cmark_iccm.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/cmark_iccm.hex -------------------------------------------------------------------------------- /testbench/hex/dhry.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/dhry.hex -------------------------------------------------------------------------------- /testbench/hex/hello_world.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/hello_world.hex -------------------------------------------------------------------------------- /testbench/hex/hello_world_dccm.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/hello_world_dccm.hex -------------------------------------------------------------------------------- /testbench/hex/hello_world_iccm.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/hex/hello_world_iccm.hex -------------------------------------------------------------------------------- /testbench/input.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/input.tcl -------------------------------------------------------------------------------- /testbench/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/link.ld -------------------------------------------------------------------------------- /testbench/tb_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tb_top.sv -------------------------------------------------------------------------------- /testbench/test_tb_top.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/test_tb_top.cpp -------------------------------------------------------------------------------- /testbench/tests/dhry/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/dhry/README -------------------------------------------------------------------------------- /testbench/tests/dhry/crt0.s: -------------------------------------------------------------------------------- 1 | ../../asm/crt0.s -------------------------------------------------------------------------------- /testbench/tests/dhry/dhry.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/dhry/dhry.h -------------------------------------------------------------------------------- /testbench/tests/dhry/dhry.ld: -------------------------------------------------------------------------------- 1 | ../../asm/hello_world_dccm.ld -------------------------------------------------------------------------------- /testbench/tests/dhry/dhry.mki: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/dhry/dhry.mki -------------------------------------------------------------------------------- /testbench/tests/dhry/dhry_1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/dhry/dhry_1.c -------------------------------------------------------------------------------- /testbench/tests/dhry/dhry_2.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/dhry/dhry_2.c -------------------------------------------------------------------------------- /testbench/tests/dhry/printf.c: -------------------------------------------------------------------------------- 1 | ../../asm/printf.c -------------------------------------------------------------------------------- /testbench/tests/hello_world/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/hello_world/Makefile -------------------------------------------------------------------------------- /testbench/tests/hello_world/hello_world.s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/testbench/tests/hello_world/hello_world.s -------------------------------------------------------------------------------- /tools/JSON.pm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/JSON.pm -------------------------------------------------------------------------------- /tools/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/Makefile -------------------------------------------------------------------------------- /tools/addassign: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/addassign -------------------------------------------------------------------------------- /tools/coredecode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/coredecode -------------------------------------------------------------------------------- /tools/picmap: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/picmap -------------------------------------------------------------------------------- /tools/smalldiv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/smalldiv -------------------------------------------------------------------------------- /tools/unrollforverilator: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/unrollforverilator -------------------------------------------------------------------------------- /tools/vivado.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/tools/vivado.tcl -------------------------------------------------------------------------------- /veer.core: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/Cores-VeeR-EH1/HEAD/veer.core --------------------------------------------------------------------------------