├── .gitattributes ├── .gitcommit ├── .github ├── dependabot.yml ├── eos-s3_test.json ├── ice40_test.json ├── workflows │ ├── Action.yml │ ├── Automerge.yml │ └── Pipeline.yml └── xc7_test.json ├── .gitignore ├── .gitmodules ├── LICENSE ├── README.md ├── action └── action.yml ├── docs ├── .gitignore ├── Makefile ├── _static │ ├── favicon.svg │ ├── images │ │ ├── EDA.svg │ │ ├── flow.png │ │ ├── hero.svg │ │ ├── parts.svg │ │ ├── step.png │ │ ├── tool.png │ │ └── toolchain-flow.svg │ └── logo.svg ├── changes.py ├── changes.yml ├── community.rst ├── conf.py ├── development │ ├── building-docs.rst │ ├── changes.rst │ └── venv.rst ├── environment.yml ├── f4pga │ ├── Deprecated.rst │ ├── DevNotes.md │ ├── Usage.md │ ├── browse_pydoc.sh │ ├── index.rst │ └── modules │ │ ├── fasm.md │ │ ├── generic_script_wrapper.md │ │ ├── index.md │ │ ├── io_rename.md │ │ ├── mkdirs.md │ │ ├── pack.md │ │ ├── place.md │ │ ├── place_constraints.md │ │ ├── route.md │ │ └── synth.md ├── flows │ ├── bitstream.rst │ ├── f4pga.rst │ ├── index.rst │ ├── pnr.rst │ └── synthesis.rst ├── getting-started.rst ├── glossary.rst ├── how.rst ├── index.rst ├── references.rst ├── refs.bib ├── requirements.txt └── status.rst ├── f4pga ├── __main__.py ├── context.py ├── flows │ ├── __init__.py │ ├── argparser.py │ ├── cache.py │ ├── commands.py │ ├── common.py │ ├── flow.py │ ├── flow_config.py │ ├── inspector.py │ ├── module.py │ ├── modules │ │ ├── analysis.py │ │ ├── fasm.py │ │ ├── generic_script_wrapper.py │ │ ├── io_rename.py │ │ ├── mkdirs.py │ │ ├── nextpnr_ice40.py │ │ ├── pack.py │ │ ├── place.py │ │ ├── place_constraints.py │ │ ├── route.py │ │ └── yosys.py │ ├── part_db.yml │ ├── platforms.yml │ ├── requirements.txt │ ├── runner.py │ ├── stage.py │ └── tools │ │ ├── nextpnr.py │ │ └── vpr.py ├── pyproject.toml ├── requirements.txt ├── setup.py ├── utils │ ├── eblif.py │ ├── pcf.py │ ├── quicklogic │ │ ├── convert_compile_opts.py │ │ ├── create_lib.py │ │ ├── pinmap_parse.py │ │ ├── pp3 │ │ │ ├── arch_import.py │ │ │ ├── connections.py │ │ │ ├── create_default_fasm.py │ │ │ ├── create_ioplace.py │ │ │ ├── create_place_constraints.py │ │ │ ├── data_import.py │ │ │ ├── data_structs.py │ │ │ ├── eos-s3 │ │ │ │ └── iomux_config.py │ │ │ ├── fasm2bels.py │ │ │ ├── prepare_vpr_database.py │ │ │ ├── routing_import.py │ │ │ ├── rr_utils.py │ │ │ ├── switchbox_model.py │ │ │ ├── tile_import.py │ │ │ ├── timing.py │ │ │ ├── utils.py │ │ │ ├── verilogmodule.py │ │ │ └── vis_switchboxes.py │ │ ├── process_sdc_constraints.py │ │ ├── qlf_k4n8 │ │ │ └── create_ioplace.py │ │ ├── repacker │ │ │ ├── README.md │ │ │ ├── arch_xml_utils.py │ │ │ ├── block_path.py │ │ │ ├── eblif_netlist.py │ │ │ ├── netlist_cleaning.py │ │ │ ├── packed_netlist.py │ │ │ ├── pb_rr_graph.py │ │ │ ├── pb_rr_graph_netlist.py │ │ │ ├── pb_rr_graph_router.py │ │ │ ├── pb_type.py │ │ │ ├── repack.py │ │ │ └── tests │ │ │ │ ├── eblif_roundtrip │ │ │ │ ├── netlist.golden.eblif │ │ │ │ └── test_eblif_roundtrip.py │ │ │ │ ├── identity.xsl │ │ │ │ ├── lut_padding │ │ │ │ ├── lut1.eblif │ │ │ │ ├── lut1_0.golden.eblif │ │ │ │ ├── lut1_0.net │ │ │ │ ├── lut1_1.golden.eblif │ │ │ │ ├── lut1_1.net │ │ │ │ ├── lut1_2.golden.eblif │ │ │ │ ├── lut1_2.net │ │ │ │ ├── lut1_3.golden.eblif │ │ │ │ ├── lut1_3.net │ │ │ │ └── test_lut_padding.py │ │ │ │ ├── packed_netlist_roundtrip │ │ │ │ ├── netlist.golden.net │ │ │ │ └── test_netlist_roundtrip.py │ │ │ │ └── sort_netlist.xsl │ │ └── yosys_fixup_cell_names.py │ ├── vpr_io_place.py │ ├── xc7 │ │ ├── create_ioplace.py │ │ ├── create_place_constraints.py │ │ └── fix_xc7_carry.py │ └── yosys_split_inouts.py └── wrappers │ ├── sh │ ├── __init__.py │ ├── generate_constraints.py │ ├── quicklogic │ │ ├── ql.f4pga.sh │ │ └── synth.f4pga.sh │ ├── vpr_run.py │ └── xc7 │ │ └── synth.f4pga.sh │ └── tcl │ ├── __init__.py │ ├── __main__.py │ ├── eos-s3.f4pga.tcl │ ├── ice40.nextpnr.f4pga.tcl │ ├── ice40.vpr.f4pga.tcl │ ├── qlf_k4n8.f4pga.tcl │ └── xc7.f4pga.tcl ├── readthedocs.yml ├── scripts ├── activate.sh └── prepare_environment.sh └── test ├── constraints └── arty.xdc ├── requirements.txt ├── test_wrappers.py ├── verilog └── counter │ ├── arty_35.json │ └── counter.v └── vhdl └── counter ├── .gitignore ├── Makefile ├── arty_35.json └── counter.vhd /.gitattributes: -------------------------------------------------------------------------------- 1 | /.gitcommit export-subst 2 | -------------------------------------------------------------------------------- /.gitcommit: -------------------------------------------------------------------------------- 1 | 0723f9ca4 2 | -------------------------------------------------------------------------------- /.github/dependabot.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/dependabot.yml -------------------------------------------------------------------------------- /.github/eos-s3_test.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/eos-s3_test.json -------------------------------------------------------------------------------- /.github/ice40_test.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/ice40_test.json -------------------------------------------------------------------------------- /.github/workflows/Action.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/workflows/Action.yml -------------------------------------------------------------------------------- /.github/workflows/Automerge.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/workflows/Automerge.yml -------------------------------------------------------------------------------- /.github/workflows/Pipeline.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/workflows/Pipeline.yml -------------------------------------------------------------------------------- /.github/xc7_test.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.github/xc7_test.json -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | *.pyc 2 | *.sw* 3 | /f4pga/build/ 4 | -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/README.md -------------------------------------------------------------------------------- /action/action.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/action/action.yml -------------------------------------------------------------------------------- /docs/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/.gitignore -------------------------------------------------------------------------------- /docs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/Makefile -------------------------------------------------------------------------------- /docs/_static/favicon.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/favicon.svg -------------------------------------------------------------------------------- /docs/_static/images/EDA.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/EDA.svg -------------------------------------------------------------------------------- /docs/_static/images/flow.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/flow.png -------------------------------------------------------------------------------- /docs/_static/images/hero.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/hero.svg -------------------------------------------------------------------------------- /docs/_static/images/parts.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/parts.svg -------------------------------------------------------------------------------- /docs/_static/images/step.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/step.png -------------------------------------------------------------------------------- /docs/_static/images/tool.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/tool.png -------------------------------------------------------------------------------- /docs/_static/images/toolchain-flow.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/images/toolchain-flow.svg -------------------------------------------------------------------------------- /docs/_static/logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/_static/logo.svg -------------------------------------------------------------------------------- /docs/changes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/changes.py -------------------------------------------------------------------------------- /docs/changes.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/changes.yml -------------------------------------------------------------------------------- /docs/community.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/community.rst -------------------------------------------------------------------------------- /docs/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/conf.py -------------------------------------------------------------------------------- /docs/development/building-docs.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/development/building-docs.rst -------------------------------------------------------------------------------- /docs/development/changes.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/development/changes.rst -------------------------------------------------------------------------------- /docs/development/venv.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/development/venv.rst -------------------------------------------------------------------------------- /docs/environment.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/environment.yml -------------------------------------------------------------------------------- /docs/f4pga/Deprecated.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/Deprecated.rst -------------------------------------------------------------------------------- /docs/f4pga/DevNotes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/DevNotes.md -------------------------------------------------------------------------------- /docs/f4pga/Usage.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/Usage.md -------------------------------------------------------------------------------- /docs/f4pga/browse_pydoc.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/browse_pydoc.sh -------------------------------------------------------------------------------- /docs/f4pga/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/index.rst -------------------------------------------------------------------------------- /docs/f4pga/modules/fasm.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/fasm.md -------------------------------------------------------------------------------- /docs/f4pga/modules/generic_script_wrapper.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/generic_script_wrapper.md -------------------------------------------------------------------------------- /docs/f4pga/modules/index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/index.md -------------------------------------------------------------------------------- /docs/f4pga/modules/io_rename.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/io_rename.md -------------------------------------------------------------------------------- /docs/f4pga/modules/mkdirs.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/mkdirs.md -------------------------------------------------------------------------------- /docs/f4pga/modules/pack.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/pack.md -------------------------------------------------------------------------------- /docs/f4pga/modules/place.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/place.md -------------------------------------------------------------------------------- /docs/f4pga/modules/place_constraints.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/place_constraints.md -------------------------------------------------------------------------------- /docs/f4pga/modules/route.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/route.md -------------------------------------------------------------------------------- /docs/f4pga/modules/synth.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/f4pga/modules/synth.md -------------------------------------------------------------------------------- /docs/flows/bitstream.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/flows/bitstream.rst -------------------------------------------------------------------------------- /docs/flows/f4pga.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/flows/f4pga.rst -------------------------------------------------------------------------------- /docs/flows/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/flows/index.rst -------------------------------------------------------------------------------- /docs/flows/pnr.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/flows/pnr.rst -------------------------------------------------------------------------------- /docs/flows/synthesis.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/flows/synthesis.rst -------------------------------------------------------------------------------- /docs/getting-started.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/getting-started.rst -------------------------------------------------------------------------------- /docs/glossary.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/glossary.rst -------------------------------------------------------------------------------- /docs/how.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/how.rst -------------------------------------------------------------------------------- /docs/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/index.rst -------------------------------------------------------------------------------- /docs/references.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/references.rst -------------------------------------------------------------------------------- /docs/refs.bib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/refs.bib -------------------------------------------------------------------------------- /docs/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/requirements.txt -------------------------------------------------------------------------------- /docs/status.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/docs/status.rst -------------------------------------------------------------------------------- /f4pga/__main__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/__main__.py -------------------------------------------------------------------------------- /f4pga/context.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/context.py -------------------------------------------------------------------------------- /f4pga/flows/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/__init__.py -------------------------------------------------------------------------------- /f4pga/flows/argparser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/argparser.py -------------------------------------------------------------------------------- /f4pga/flows/cache.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/cache.py -------------------------------------------------------------------------------- /f4pga/flows/commands.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/commands.py -------------------------------------------------------------------------------- /f4pga/flows/common.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/common.py -------------------------------------------------------------------------------- /f4pga/flows/flow.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/flow.py -------------------------------------------------------------------------------- /f4pga/flows/flow_config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/flow_config.py -------------------------------------------------------------------------------- /f4pga/flows/inspector.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/inspector.py -------------------------------------------------------------------------------- /f4pga/flows/module.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/module.py -------------------------------------------------------------------------------- /f4pga/flows/modules/analysis.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/analysis.py -------------------------------------------------------------------------------- /f4pga/flows/modules/fasm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/fasm.py -------------------------------------------------------------------------------- /f4pga/flows/modules/generic_script_wrapper.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/generic_script_wrapper.py -------------------------------------------------------------------------------- /f4pga/flows/modules/io_rename.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/io_rename.py -------------------------------------------------------------------------------- /f4pga/flows/modules/mkdirs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/mkdirs.py -------------------------------------------------------------------------------- /f4pga/flows/modules/nextpnr_ice40.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/nextpnr_ice40.py -------------------------------------------------------------------------------- /f4pga/flows/modules/pack.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/pack.py -------------------------------------------------------------------------------- /f4pga/flows/modules/place.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/place.py -------------------------------------------------------------------------------- /f4pga/flows/modules/place_constraints.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/place_constraints.py -------------------------------------------------------------------------------- /f4pga/flows/modules/route.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/route.py -------------------------------------------------------------------------------- /f4pga/flows/modules/yosys.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/modules/yosys.py -------------------------------------------------------------------------------- /f4pga/flows/part_db.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/part_db.yml -------------------------------------------------------------------------------- /f4pga/flows/platforms.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/platforms.yml -------------------------------------------------------------------------------- /f4pga/flows/requirements.txt: -------------------------------------------------------------------------------- 1 | colorama 2 | pyyaml 3 | -------------------------------------------------------------------------------- /f4pga/flows/runner.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/runner.py -------------------------------------------------------------------------------- /f4pga/flows/stage.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/stage.py -------------------------------------------------------------------------------- /f4pga/flows/tools/nextpnr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/tools/nextpnr.py -------------------------------------------------------------------------------- /f4pga/flows/tools/vpr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/flows/tools/vpr.py -------------------------------------------------------------------------------- /f4pga/pyproject.toml: -------------------------------------------------------------------------------- 1 | [tool.black] 2 | line-length = 120 3 | -------------------------------------------------------------------------------- /f4pga/requirements.txt: -------------------------------------------------------------------------------- 1 | -r ./flows/requirements.txt 2 | -------------------------------------------------------------------------------- /f4pga/setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/setup.py -------------------------------------------------------------------------------- /f4pga/utils/eblif.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/eblif.py -------------------------------------------------------------------------------- /f4pga/utils/pcf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/pcf.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/convert_compile_opts.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/convert_compile_opts.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/create_lib.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/create_lib.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pinmap_parse.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pinmap_parse.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/arch_import.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/arch_import.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/connections.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/connections.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/create_default_fasm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/create_default_fasm.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/create_ioplace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/create_ioplace.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/create_place_constraints.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/create_place_constraints.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/data_import.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/data_import.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/data_structs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/data_structs.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/eos-s3/iomux_config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/eos-s3/iomux_config.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/fasm2bels.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/fasm2bels.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/prepare_vpr_database.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/prepare_vpr_database.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/routing_import.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/routing_import.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/rr_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/rr_utils.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/switchbox_model.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/switchbox_model.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/tile_import.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/tile_import.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/timing.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/timing.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/utils.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/verilogmodule.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/verilogmodule.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/pp3/vis_switchboxes.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/pp3/vis_switchboxes.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/process_sdc_constraints.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/process_sdc_constraints.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/qlf_k4n8/create_ioplace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/qlf_k4n8/create_ioplace.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/README.md -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/arch_xml_utils.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/arch_xml_utils.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/block_path.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/block_path.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/eblif_netlist.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/eblif_netlist.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/netlist_cleaning.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/netlist_cleaning.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/packed_netlist.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/packed_netlist.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/pb_rr_graph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/pb_rr_graph.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/pb_rr_graph_netlist.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/pb_rr_graph_netlist.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/pb_rr_graph_router.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/pb_rr_graph_router.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/pb_type.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/pb_type.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/repack.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/repack.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/eblif_roundtrip/netlist.golden.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/eblif_roundtrip/netlist.golden.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/eblif_roundtrip/test_eblif_roundtrip.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/eblif_roundtrip/test_eblif_roundtrip.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/identity.xsl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/identity.xsl -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_0.golden.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_0.golden.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_0.net: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_0.net -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_1.golden.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_1.golden.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_1.net: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_1.net -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_2.golden.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_2.golden.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_2.net: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_2.net -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_3.golden.eblif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_3.golden.eblif -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_3.net: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/lut1_3.net -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/lut_padding/test_lut_padding.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/lut_padding/test_lut_padding.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/packed_netlist_roundtrip/netlist.golden.net: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/packed_netlist_roundtrip/netlist.golden.net -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/packed_netlist_roundtrip/test_netlist_roundtrip.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/packed_netlist_roundtrip/test_netlist_roundtrip.py -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/repacker/tests/sort_netlist.xsl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/repacker/tests/sort_netlist.xsl -------------------------------------------------------------------------------- /f4pga/utils/quicklogic/yosys_fixup_cell_names.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/quicklogic/yosys_fixup_cell_names.py -------------------------------------------------------------------------------- /f4pga/utils/vpr_io_place.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/vpr_io_place.py -------------------------------------------------------------------------------- /f4pga/utils/xc7/create_ioplace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/xc7/create_ioplace.py -------------------------------------------------------------------------------- /f4pga/utils/xc7/create_place_constraints.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/xc7/create_place_constraints.py -------------------------------------------------------------------------------- /f4pga/utils/xc7/fix_xc7_carry.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/xc7/fix_xc7_carry.py -------------------------------------------------------------------------------- /f4pga/utils/yosys_split_inouts.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/utils/yosys_split_inouts.py -------------------------------------------------------------------------------- /f4pga/wrappers/sh/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/__init__.py -------------------------------------------------------------------------------- /f4pga/wrappers/sh/generate_constraints.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/generate_constraints.py -------------------------------------------------------------------------------- /f4pga/wrappers/sh/quicklogic/ql.f4pga.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/quicklogic/ql.f4pga.sh -------------------------------------------------------------------------------- /f4pga/wrappers/sh/quicklogic/synth.f4pga.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/quicklogic/synth.f4pga.sh -------------------------------------------------------------------------------- /f4pga/wrappers/sh/vpr_run.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/vpr_run.py -------------------------------------------------------------------------------- /f4pga/wrappers/sh/xc7/synth.f4pga.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/sh/xc7/synth.f4pga.sh -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/__init__.py -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/__main__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/__main__.py -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/eos-s3.f4pga.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/eos-s3.f4pga.tcl -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/ice40.nextpnr.f4pga.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/ice40.nextpnr.f4pga.tcl -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/ice40.vpr.f4pga.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/ice40.vpr.f4pga.tcl -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/qlf_k4n8.f4pga.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/qlf_k4n8.f4pga.tcl -------------------------------------------------------------------------------- /f4pga/wrappers/tcl/xc7.f4pga.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/f4pga/wrappers/tcl/xc7.f4pga.tcl -------------------------------------------------------------------------------- /readthedocs.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/readthedocs.yml -------------------------------------------------------------------------------- /scripts/activate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/scripts/activate.sh -------------------------------------------------------------------------------- /scripts/prepare_environment.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/scripts/prepare_environment.sh -------------------------------------------------------------------------------- /test/constraints/arty.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/constraints/arty.xdc -------------------------------------------------------------------------------- /test/requirements.txt: -------------------------------------------------------------------------------- 1 | black 2 | pytest 3 | -------------------------------------------------------------------------------- /test/test_wrappers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/test_wrappers.py -------------------------------------------------------------------------------- /test/verilog/counter/arty_35.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/verilog/counter/arty_35.json -------------------------------------------------------------------------------- /test/verilog/counter/counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/verilog/counter/counter.v -------------------------------------------------------------------------------- /test/vhdl/counter/.gitignore: -------------------------------------------------------------------------------- 1 | top.v 2 | -------------------------------------------------------------------------------- /test/vhdl/counter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/vhdl/counter/Makefile -------------------------------------------------------------------------------- /test/vhdl/counter/arty_35.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/vhdl/counter/arty_35.json -------------------------------------------------------------------------------- /test/vhdl/counter/counter.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/f4pga/HEAD/test/vhdl/counter/counter.vhd --------------------------------------------------------------------------------