├── .github └── workflows │ └── build-and-test.yml ├── .gitignore ├── .gitmodules ├── LICENSE ├── Makefile ├── Makefrag ├── README.md ├── configs ├── v │ ├── vaadd.vv.toml │ ├── vaadd.vx.toml │ ├── vaaddu.vv.toml │ ├── vaaddu.vx.toml │ ├── vadc.vim.toml │ ├── vadc.vvm.toml │ ├── vadc.vxm.toml │ ├── vadd.vi.toml │ ├── vadd.vv.toml │ ├── vadd.vx.toml │ ├── vand.vi.toml │ ├── vand.vv.toml │ ├── vand.vx.toml │ ├── vasub.vv.toml │ ├── vasub.vx.toml │ ├── vasubu.vv.toml │ ├── vasubu.vx.toml │ ├── vcompress.vm.toml │ ├── vcpop.m.toml │ ├── vdiv.vv.toml │ ├── vdiv.vx.toml │ ├── vdivu.vv.toml │ ├── vdivu.vx.toml │ ├── vfadd.vf.toml │ ├── vfadd.vv.toml │ ├── vfclass.v.toml │ ├── vfcvt.f.x.v.toml │ ├── vfcvt.f.xu.v.toml │ ├── vfcvt.rtz.x.f.v.toml │ ├── vfcvt.rtz.xu.f.v.toml │ ├── vfcvt.x.f.v.toml │ ├── vfcvt.xu.f.v.toml │ ├── vfdiv.vf.toml │ ├── vfdiv.vv.toml │ ├── vfirst.m.toml │ ├── vfmacc.vf.toml │ ├── vfmacc.vv.toml │ ├── vfmadd.vf.toml │ ├── vfmadd.vv.toml │ ├── vfmax.vf.toml │ ├── vfmax.vv.toml │ ├── vfmerge.vfm.toml │ ├── vfmin.vf.toml │ ├── vfmin.vv.toml │ ├── vfmsac.vf.toml │ ├── vfmsac.vv.toml │ ├── vfmsub.vf.toml │ ├── vfmsub.vv.toml │ ├── vfmul.vf.toml │ ├── vfmul.vv.toml │ ├── vfmv.f.s.toml │ ├── vfmv.s.f.toml │ ├── vfmv.v.f.toml │ ├── vfncvt.f.f.w.toml │ ├── vfncvt.f.x.w.toml │ ├── vfncvt.f.xu.w.toml │ ├── vfncvt.rod.f.f.w.toml │ ├── vfncvt.rtz.x.f.w.toml │ ├── vfncvt.rtz.xu.f.w.toml │ ├── vfncvt.x.f.w.toml │ ├── vfncvt.xu.f.w.toml │ ├── vfnmacc.vf.toml │ ├── vfnmacc.vv.toml │ ├── vfnmadd.vf.toml │ ├── vfnmadd.vv.toml │ ├── vfnmsac.vf.toml │ ├── vfnmsac.vv.toml │ ├── vfnmsub.vf.toml │ ├── vfnmsub.vv.toml │ ├── vfrdiv.vf.toml │ ├── vfrec7.v.toml │ ├── vfredmax.vs.toml │ ├── vfredmin.vs.toml │ ├── vfredosum.vs.toml │ ├── vfredusum.vs.toml │ ├── vfrsqrt7.v.toml │ ├── vfrsub.vf.toml │ ├── vfsgnj.vf.toml │ ├── vfsgnj.vv.toml │ ├── vfsgnjn.vf.toml │ ├── vfsgnjn.vv.toml │ ├── vfsgnjx.vf.toml │ ├── vfsgnjx.vv.toml │ ├── vfslide1down.vf.toml │ ├── vfslide1up.vf.toml │ ├── vfsqrt.v.toml │ ├── vfsub.vf.toml │ ├── vfsub.vv.toml │ ├── vfwadd.vf.toml │ ├── vfwadd.vv.toml │ ├── vfwadd.wf.toml │ ├── vfwadd.wv.toml │ ├── vfwcvt.f.f.v.toml │ ├── vfwcvt.f.x.v.toml │ ├── vfwcvt.f.xu.v.toml │ ├── vfwcvt.rtz.x.f.v.toml │ ├── vfwcvt.rtz.xu.f.v.toml │ ├── vfwcvt.x.f.v.toml │ ├── vfwcvt.xu.f.v.toml │ ├── vfwmacc.vf.toml │ ├── vfwmacc.vv.toml │ ├── vfwmsac.vf.toml │ ├── vfwmsac.vv.toml │ ├── vfwmul.vf.toml │ ├── vfwmul.vv.toml │ ├── vfwnmacc.vf.toml │ ├── vfwnmacc.vv.toml │ ├── vfwnmsac.vf.toml │ ├── vfwnmsac.vv.toml │ ├── vfwredosum.vs.toml │ ├── vfwredusum.vs.toml │ ├── vfwsub.vf.toml │ ├── vfwsub.vv.toml │ ├── vfwsub.wf.toml │ ├── vfwsub.wv.toml │ ├── vid.v.toml │ ├── viota.m.toml │ ├── vl1re16.v.toml │ ├── vl1re32.v.toml │ ├── vl1re64.v.toml │ ├── vl1re8.v.toml │ ├── vl2re16.v.toml │ ├── vl2re32.v.toml │ ├── vl2re64.v.toml │ ├── vl2re8.v.toml │ ├── vl4re16.v.toml │ ├── vl4re32.v.toml │ ├── vl4re64.v.toml │ ├── vl4re8.v.toml │ ├── vl8re16.v.toml │ ├── vl8re32.v.toml │ ├── vl8re64.v.toml │ ├── vl8re8.v.toml │ ├── vle16.v.toml │ ├── vle16ff.v.toml │ ├── vle32.v.toml │ ├── vle32ff.v.toml │ ├── vle64.v.toml │ ├── vle64ff.v.toml │ ├── vle8.v.toml │ ├── vle8ff.v.toml │ ├── vlm.v.toml │ ├── vloxei16.v.toml │ ├── vloxei32.v.toml │ ├── vloxei64.v.toml │ ├── vloxei8.v.toml │ ├── vloxseg2ei16.v.toml │ ├── vloxseg2ei32.v.toml │ ├── vloxseg2ei64.v.toml │ ├── vloxseg2ei8.v.toml │ ├── vloxseg3ei16.v.toml │ ├── vloxseg3ei32.v.toml │ ├── vloxseg3ei64.v.toml │ ├── vloxseg3ei8.v.toml │ ├── vloxseg4ei16.v.toml │ ├── vloxseg4ei32.v.toml │ ├── vloxseg4ei64.v.toml │ ├── vloxseg4ei8.v.toml │ ├── vloxseg5ei16.v.toml │ ├── vloxseg5ei32.v.toml │ ├── vloxseg5ei64.v.toml │ ├── vloxseg5ei8.v.toml │ ├── vloxseg6ei16.v.toml │ ├── vloxseg6ei32.v.toml │ ├── vloxseg6ei64.v.toml │ ├── vloxseg6ei8.v.toml │ ├── vloxseg7ei16.v.toml │ ├── vloxseg7ei32.v.toml │ ├── vloxseg7ei64.v.toml │ ├── vloxseg7ei8.v.toml │ ├── vloxseg8ei16.v.toml │ ├── vloxseg8ei32.v.toml │ ├── vloxseg8ei64.v.toml │ ├── vloxseg8ei8.v.toml │ ├── vlse16.v.toml │ ├── vlse32.v.toml │ ├── vlse64.v.toml │ ├── vlse8.v.toml │ ├── vlseg2e16.v.toml │ ├── vlseg2e16ff.v.toml │ ├── vlseg2e32.v.toml │ ├── vlseg2e32ff.v.toml │ ├── vlseg2e64.v.toml │ ├── vlseg2e64ff.v.toml │ ├── vlseg2e8.v.toml │ ├── vlseg2e8ff.v.toml │ ├── vlseg3e16.v.toml │ ├── vlseg3e16ff.v.toml │ ├── vlseg3e32.v.toml │ ├── vlseg3e32ff.v.toml │ ├── vlseg3e64.v.toml │ ├── vlseg3e64ff.v.toml │ ├── vlseg3e8.v.toml │ ├── vlseg3e8ff.v.toml │ ├── vlseg4e16.v.toml │ ├── vlseg4e16ff.v.toml │ ├── vlseg4e32.v.toml │ ├── vlseg4e32ff.v.toml │ ├── vlseg4e64.v.toml │ ├── vlseg4e64ff.v.toml │ ├── vlseg4e8.v.toml │ ├── vlseg4e8ff.v.toml │ ├── vlseg5e16.v.toml │ ├── vlseg5e16ff.v.toml │ ├── vlseg5e32.v.toml │ ├── vlseg5e32ff.v.toml │ ├── vlseg5e64.v.toml │ ├── vlseg5e64ff.v.toml │ ├── vlseg5e8.v.toml │ ├── vlseg5e8ff.v.toml │ ├── vlseg6e16.v.toml │ ├── vlseg6e16ff.v.toml │ ├── vlseg6e32.v.toml │ ├── vlseg6e32ff.v.toml │ ├── vlseg6e64.v.toml │ ├── vlseg6e64ff.v.toml │ ├── vlseg6e8.v.toml │ ├── vlseg6e8ff.v.toml │ ├── vlseg7e16.v.toml │ ├── vlseg7e16ff.v.toml │ ├── vlseg7e32.v.toml │ ├── vlseg7e32ff.v.toml │ ├── vlseg7e64.v.toml │ ├── vlseg7e64ff.v.toml │ ├── vlseg7e8.v.toml │ ├── vlseg7e8ff.v.toml │ ├── vlseg8e16.v.toml │ ├── vlseg8e16ff.v.toml │ ├── vlseg8e32.v.toml │ ├── vlseg8e32ff.v.toml │ ├── vlseg8e64.v.toml │ ├── vlseg8e64ff.v.toml │ ├── vlseg8e8.v.toml │ ├── vlseg8e8ff.v.toml │ ├── vlsseg2e16.v.toml │ ├── vlsseg2e32.v.toml │ ├── vlsseg2e64.v.toml │ ├── vlsseg2e8.v.toml │ ├── vlsseg3e16.v.toml │ ├── vlsseg3e32.v.toml │ ├── vlsseg3e64.v.toml │ ├── vlsseg3e8.v.toml │ ├── vlsseg4e16.v.toml │ ├── vlsseg4e32.v.toml │ ├── vlsseg4e64.v.toml │ ├── vlsseg4e8.v.toml │ ├── vlsseg5e16.v.toml │ ├── vlsseg5e32.v.toml │ ├── vlsseg5e64.v.toml │ ├── vlsseg5e8.v.toml │ ├── vlsseg6e16.v.toml │ ├── vlsseg6e32.v.toml │ ├── vlsseg6e64.v.toml │ ├── vlsseg6e8.v.toml │ ├── vlsseg7e16.v.toml │ ├── vlsseg7e32.v.toml │ ├── vlsseg7e64.v.toml │ ├── vlsseg7e8.v.toml │ ├── vlsseg8e16.v.toml │ ├── vlsseg8e32.v.toml │ ├── vlsseg8e64.v.toml │ ├── vlsseg8e8.v.toml │ ├── vluxei16.v.toml │ ├── vluxei32.v.toml │ ├── vluxei64.v.toml │ ├── vluxei8.v.toml │ ├── vluxseg2ei16.v.toml │ ├── vluxseg2ei32.v.toml │ ├── vluxseg2ei64.v.toml │ ├── vluxseg2ei8.v.toml │ ├── vluxseg3ei16.v.toml │ ├── vluxseg3ei32.v.toml │ ├── vluxseg3ei64.v.toml │ ├── vluxseg3ei8.v.toml │ ├── vluxseg4ei16.v.toml │ ├── vluxseg4ei32.v.toml │ ├── vluxseg4ei64.v.toml │ ├── vluxseg4ei8.v.toml │ ├── vluxseg5ei16.v.toml │ ├── vluxseg5ei32.v.toml │ ├── vluxseg5ei64.v.toml │ ├── vluxseg5ei8.v.toml │ ├── vluxseg6ei16.v.toml │ ├── vluxseg6ei32.v.toml │ ├── vluxseg6ei64.v.toml │ ├── vluxseg6ei8.v.toml │ ├── vluxseg7ei16.v.toml │ ├── vluxseg7ei32.v.toml │ ├── vluxseg7ei64.v.toml │ ├── vluxseg7ei8.v.toml │ ├── vluxseg8ei16.v.toml │ ├── vluxseg8ei32.v.toml │ ├── vluxseg8ei64.v.toml │ ├── vluxseg8ei8.v.toml │ ├── vmacc.vv.toml │ ├── vmacc.vx.toml │ ├── vmadc.vi.toml │ ├── vmadc.vim.toml │ ├── vmadc.vv.toml │ ├── vmadc.vvm.toml │ ├── vmadc.vx.toml │ ├── vmadc.vxm.toml │ ├── vmadd.vv.toml │ ├── vmadd.vx.toml │ ├── vmand.mm.toml │ ├── vmandn.mm.toml │ ├── vmax.vv.toml │ ├── vmax.vx.toml │ ├── vmaxu.vv.toml │ ├── vmaxu.vx.toml │ ├── vmerge.vim.toml │ ├── vmerge.vvm.toml │ ├── vmerge.vxm.toml │ ├── vmfeq.vf.toml │ ├── vmfeq.vv.toml │ ├── vmfge.vf.toml │ ├── vmfgt.vf.toml │ ├── vmfle.vf.toml │ ├── vmfle.vv.toml │ ├── vmflt.vf.toml │ ├── vmflt.vv.toml │ ├── vmfne.vf.toml │ ├── vmfne.vv.toml │ ├── vmin.vv.toml │ ├── vmin.vx.toml │ ├── vminu.vv.toml │ ├── vminu.vx.toml │ ├── vmnand.mm.toml │ ├── vmnor.mm.toml │ ├── vmor.mm.toml │ ├── vmorn.mm.toml │ ├── vmsbc.vv.toml │ ├── vmsbc.vvm.toml │ ├── vmsbc.vx.toml │ ├── vmsbc.vxm.toml │ ├── vmsbf.m.toml │ ├── vmseq.vi.toml │ ├── vmseq.vv.toml │ ├── vmseq.vx.toml │ ├── vmsgt.vi.toml │ ├── vmsgt.vv.toml │ ├── vmsgt.vx.toml │ ├── vmsgtu.vi.toml │ ├── vmsgtu.vv.toml │ ├── vmsgtu.vx.toml │ ├── vmsif.m.toml │ ├── vmsle.vi.toml │ ├── vmsle.vv.toml │ ├── vmsle.vx.toml │ ├── vmsleu.vi.toml │ ├── vmsleu.vv.toml │ ├── vmsleu.vx.toml │ ├── vmslt.vv.toml │ ├── vmslt.vx.toml │ ├── vmsltu.vv.toml │ ├── vmsltu.vx.toml │ ├── vmsne.vi.toml │ ├── vmsne.vv.toml │ ├── vmsne.vx.toml │ ├── vmsof.m.toml │ ├── vmul.vv.toml │ ├── vmul.vx.toml │ ├── vmulh.vv.toml │ ├── vmulh.vx.toml │ ├── vmulhsu.vv.toml │ ├── vmulhsu.vx.toml │ ├── vmulhu.vv.toml │ ├── vmulhu.vx.toml │ ├── vmv.s.x.toml │ ├── vmv.v.i.toml │ ├── vmv.v.v.toml │ ├── vmv.v.x.toml │ ├── vmv.x.s.toml │ ├── vmv1r.v.toml │ ├── vmv2r.v.toml │ ├── vmv4r.v.toml │ ├── vmv8r.v.toml │ ├── vmxnor.mm.toml │ ├── vmxor.mm.toml │ ├── vnclip.wi.toml │ ├── vnclip.wv.toml │ ├── vnclip.wx.toml │ ├── vnclipu.wi.toml │ ├── vnclipu.wv.toml │ ├── vnclipu.wx.toml │ ├── vnmsac.vv.toml │ ├── vnmsac.vx.toml │ ├── vnmsub.vv.toml │ ├── vnmsub.vx.toml │ ├── vnsra.wi.toml │ ├── vnsra.wv.toml │ ├── vnsra.wx.toml │ ├── vnsrl.wi.toml │ ├── vnsrl.wv.toml │ ├── vnsrl.wx.toml │ ├── vor.vi.toml │ ├── vor.vv.toml │ ├── vor.vx.toml │ ├── vredand.vs.toml │ ├── vredmax.vs.toml │ ├── vredmaxu.vs.toml │ ├── vredmin.vs.toml │ ├── vredminu.vs.toml │ ├── vredor.vs.toml │ ├── vredsum.vs.toml │ ├── vredxor.vs.toml │ ├── vrem.vv.toml │ ├── vrem.vx.toml │ ├── vremu.vv.toml │ ├── vremu.vx.toml │ ├── vrgather.vi.toml │ ├── vrgather.vv.toml │ ├── vrgather.vx.toml │ ├── vrgatherei16.vv.toml │ ├── vrsub.vi.toml │ ├── vrsub.vx.toml │ ├── vs1r.v.toml │ ├── vs2r.v.toml │ ├── vs4r.v.toml │ ├── vs8r.v.toml │ ├── vsadd.vi.toml │ ├── vsadd.vv.toml │ ├── vsadd.vx.toml │ ├── vsaddu.vi.toml │ ├── vsaddu.vv.toml │ ├── vsaddu.vx.toml │ ├── vsbc.vvm.toml │ ├── vsbc.vxm.toml │ ├── vse16.v.toml │ ├── vse32.v.toml │ ├── vse64.v.toml │ ├── vse8.v.toml │ ├── vsetivli.toml │ ├── vsetvl.toml │ ├── vsetvli.toml │ ├── vsext.vf2.toml │ ├── vsext.vf4.toml │ ├── vsext.vf8.toml │ ├── vslide1down.vx.toml │ ├── vslide1up.vx.toml │ ├── vslidedown.vi.toml │ ├── vslidedown.vx.toml │ ├── vslideup.vi.toml │ ├── vslideup.vx.toml │ ├── vsll.vi.toml │ ├── vsll.vv.toml │ ├── vsll.vx.toml │ ├── vsm.v.toml │ ├── vsmul.vv.toml │ ├── vsmul.vx.toml │ ├── vsoxei16.v.toml │ ├── vsoxei32.v.toml │ ├── vsoxei64.v.toml │ ├── vsoxei8.v.toml │ ├── vsoxseg2ei16.v.toml │ ├── vsoxseg2ei32.v.toml │ ├── vsoxseg2ei64.v.toml │ ├── vsoxseg2ei8.v.toml │ ├── vsoxseg3ei16.v.toml │ ├── vsoxseg3ei32.v.toml │ ├── vsoxseg3ei64.v.toml │ ├── vsoxseg3ei8.v.toml │ ├── vsoxseg4ei16.v.toml │ ├── vsoxseg4ei32.v.toml │ ├── vsoxseg4ei64.v.toml │ ├── vsoxseg4ei8.v.toml │ ├── vsoxseg5ei16.v.toml │ ├── vsoxseg5ei32.v.toml │ ├── vsoxseg5ei64.v.toml │ ├── vsoxseg5ei8.v.toml │ ├── vsoxseg6ei16.v.toml │ ├── vsoxseg6ei32.v.toml │ ├── vsoxseg6ei64.v.toml │ ├── vsoxseg6ei8.v.toml │ ├── vsoxseg7ei16.v.toml │ ├── vsoxseg7ei32.v.toml │ ├── vsoxseg7ei64.v.toml │ ├── vsoxseg7ei8.v.toml │ ├── vsoxseg8ei16.v.toml │ ├── vsoxseg8ei32.v.toml │ ├── vsoxseg8ei64.v.toml │ ├── vsoxseg8ei8.v.toml │ ├── vsra.vi.toml │ ├── vsra.vv.toml │ ├── vsra.vx.toml │ ├── vsrl.vi.toml │ ├── vsrl.vv.toml │ ├── vsrl.vx.toml │ ├── vsse16.v.toml │ ├── vsse32.v.toml │ ├── vsse64.v.toml │ ├── vsse8.v.toml │ ├── vsseg2e16.v.toml │ ├── vsseg2e32.v.toml │ ├── vsseg2e64.v.toml │ ├── vsseg2e8.v.toml │ ├── vsseg3e16.v.toml │ ├── vsseg3e32.v.toml │ ├── vsseg3e64.v.toml │ ├── vsseg3e8.v.toml │ ├── vsseg4e16.v.toml │ ├── vsseg4e32.v.toml │ ├── vsseg4e64.v.toml │ ├── vsseg4e8.v.toml │ ├── vsseg5e16.v.toml │ ├── vsseg5e32.v.toml │ ├── vsseg5e64.v.toml │ ├── vsseg5e8.v.toml │ ├── vsseg6e16.v.toml │ ├── vsseg6e32.v.toml │ ├── vsseg6e64.v.toml │ ├── vsseg6e8.v.toml │ ├── vsseg7e16.v.toml │ ├── vsseg7e32.v.toml │ ├── vsseg7e64.v.toml │ ├── vsseg7e8.v.toml │ ├── vsseg8e16.v.toml │ ├── vsseg8e32.v.toml │ ├── vsseg8e64.v.toml │ ├── vsseg8e8.v.toml │ ├── vssra.vi.toml │ ├── vssra.vv.toml │ ├── vssra.vx.toml │ ├── vssrl.vi.toml │ ├── vssrl.vv.toml │ ├── vssrl.vx.toml │ ├── vssseg2e16.v.toml │ ├── vssseg2e32.v.toml │ ├── vssseg2e64.v.toml │ ├── vssseg2e8.v.toml │ ├── vssseg3e16.v.toml │ ├── vssseg3e32.v.toml │ ├── vssseg3e64.v.toml │ ├── vssseg3e8.v.toml │ ├── vssseg4e16.v.toml │ ├── vssseg4e32.v.toml │ ├── vssseg4e64.v.toml │ ├── vssseg4e8.v.toml │ ├── vssseg5e16.v.toml │ ├── vssseg5e32.v.toml │ ├── vssseg5e64.v.toml │ ├── vssseg5e8.v.toml │ ├── vssseg6e16.v.toml │ ├── vssseg6e32.v.toml │ ├── vssseg6e64.v.toml │ ├── vssseg6e8.v.toml │ ├── vssseg7e16.v.toml │ ├── vssseg7e32.v.toml │ ├── vssseg7e64.v.toml │ ├── vssseg7e8.v.toml │ ├── vssseg8e16.v.toml │ ├── vssseg8e32.v.toml │ ├── vssseg8e64.v.toml │ ├── vssseg8e8.v.toml │ ├── vssub.vv.toml │ ├── vssub.vx.toml │ ├── vssubu.vv.toml │ ├── vssubu.vx.toml │ ├── vsub.vv.toml │ ├── vsub.vx.toml │ ├── vsuxei16.v.toml │ ├── vsuxei32.v.toml │ ├── vsuxei64.v.toml │ ├── vsuxei8.v.toml │ ├── vsuxseg2ei16.v.toml │ ├── vsuxseg2ei32.v.toml │ ├── vsuxseg2ei64.v.toml │ ├── vsuxseg2ei8.v.toml │ ├── vsuxseg3ei16.v.toml │ ├── vsuxseg3ei32.v.toml │ ├── vsuxseg3ei64.v.toml │ ├── vsuxseg3ei8.v.toml │ ├── vsuxseg4ei16.v.toml │ ├── vsuxseg4ei32.v.toml │ ├── vsuxseg4ei64.v.toml │ ├── vsuxseg4ei8.v.toml │ ├── vsuxseg5ei16.v.toml │ ├── vsuxseg5ei32.v.toml │ ├── vsuxseg5ei64.v.toml │ ├── vsuxseg5ei8.v.toml │ ├── vsuxseg6ei16.v.toml │ ├── vsuxseg6ei32.v.toml │ ├── vsuxseg6ei64.v.toml │ ├── vsuxseg6ei8.v.toml │ ├── vsuxseg7ei16.v.toml │ ├── vsuxseg7ei32.v.toml │ ├── vsuxseg7ei64.v.toml │ ├── vsuxseg7ei8.v.toml │ ├── vsuxseg8ei16.v.toml │ ├── vsuxseg8ei32.v.toml │ ├── vsuxseg8ei64.v.toml │ ├── vsuxseg8ei8.v.toml │ ├── vwadd.vv.toml │ ├── vwadd.vx.toml │ ├── vwadd.wv.toml │ ├── vwadd.wx.toml │ ├── vwaddu.vv.toml │ ├── vwaddu.vx.toml │ ├── vwaddu.wv.toml │ ├── vwaddu.wx.toml │ ├── vwmacc.vv.toml │ ├── vwmacc.vx.toml │ ├── vwmaccsu.vv.toml │ ├── vwmaccsu.vx.toml │ ├── vwmaccu.vv.toml │ ├── vwmaccu.vx.toml │ ├── vwmaccus.vx.toml │ ├── vwmul.vv.toml │ ├── vwmul.vx.toml │ ├── vwmulsu.vv.toml │ ├── vwmulsu.vx.toml │ ├── vwmulu.vv.toml │ ├── vwmulu.vx.toml │ ├── vwredsum.vs.toml │ ├── vwredsumu.vs.toml │ ├── vwsub.vv.toml │ ├── vwsub.vx.toml │ ├── vwsub.wv.toml │ ├── vwsub.wx.toml │ ├── vwsubu.vv.toml │ ├── vwsubu.vx.toml │ ├── vwsubu.wv.toml │ ├── vwsubu.wx.toml │ ├── vxor.vi.toml │ ├── vxor.vv.toml │ ├── vxor.vx.toml │ ├── vzext.vf2.toml │ ├── vzext.vf4.toml │ └── vzext.vf8.toml ├── zvbb │ ├── vandn.vv.toml │ ├── vandn.vx.toml │ ├── vbrev.v.toml │ ├── vbrev8.v.toml │ ├── vclz.v.toml │ ├── vcpop.v.toml │ ├── vctz.v.toml │ ├── vrev8.v.toml │ ├── vrol.vv.toml │ ├── vrol.vx.toml │ ├── vror.vi.toml │ ├── vror.vv.toml │ ├── vror.vx.toml │ ├── vwsll.vi.toml │ ├── vwsll.vv.toml │ └── vwsll.vx.toml ├── zvbc │ ├── vclmul.vv.toml │ ├── vclmul.vx.toml │ ├── vclmulh.vv.toml │ └── vclmulh.vx.toml ├── zvfbfmin │ ├── vfncvtbf16.f.f.w.toml │ └── vfwcvtbf16.f.f.v.toml ├── zvfbfwma │ ├── vfwmaccbf16.vf.toml │ └── vfwmaccbf16.vv.toml ├── zvfhmin │ ├── vfncvt.f.f.w.toml │ └── vfwcvt.f.f.v.toml ├── zvkg │ ├── vghsh.vv.toml │ └── vgmul.vv.toml ├── zvkned │ ├── vaesdf.vs.toml │ ├── vaesdf.vv.toml │ ├── vaesdm.vs.toml │ ├── vaesdm.vv.toml │ ├── vaesef.vs.toml │ ├── vaesef.vv.toml │ ├── vaesem.vs.toml │ ├── vaesem.vv.toml │ ├── vaeskf1.vi.toml │ ├── vaeskf2.vi.toml │ └── vaesz.vs.toml ├── zvknha │ ├── vsha2ch.vv.toml │ ├── vsha2cl.vv.toml │ └── vsha2ms.vv.toml ├── zvksed │ ├── vsm4k.vi.toml │ ├── vsm4r.vs.toml │ └── vsm4r.vv.toml └── zvksh │ ├── vsm3c.vi.toml │ └── vsm3me.vv.toml ├── env └── ps │ ├── link.ld │ └── riscv_test.h ├── flake.lock ├── flake.nix ├── generator ├── insn.go ├── insn_fdvs2.go ├── insn_g.go ├── insn_rdvs2.go ├── insn_rdvs2vm.go ├── insn_util.go ├── insn_util_test.go ├── insn_vdfs1.go ├── insn_vdfs1vs2vm.go ├── insn_vdimm.go ├── insn_vdrs1.go ├── insn_vdrs1m.go ├── insn_vdrs1mrs2vm.go ├── insn_vdrs1mvm.go ├── insn_vdrs1mvs2vm.go ├── insn_vdrs1vs2vm.go ├── insn_vdvm.go ├── insn_vdvs1.go ├── insn_vdvs1vs2vm.go ├── insn_vdvs2.go ├── insn_vdvs2fs1v0.go ├── insn_vdvs2fs1vm.go ├── insn_vdvs2imm.go ├── insn_vdvs2immv0.go ├── insn_vdvs2immvm.go ├── insn_vdvs2rs1.go ├── insn_vdvs2rs1v0.go ├── insn_vdvs2rs1vm.go ├── insn_vdvs2uimm.go ├── insn_vdvs2uimmvm.go ├── insn_vdvs2vm.go ├── insn_vdvs2vmp2.go ├── insn_vdvs2vmp3.go ├── insn_vdvs2vs1.go ├── insn_vdvs2vs1v0.go ├── insn_vdvs2vs1vm.go ├── insn_vs3rs1m.go ├── insn_vs3rs1mrs2vm.go ├── insn_vs3rs1mvm.go ├── insn_vs3rs1mvs2vm.go ├── insn_vsetivli.go ├── insn_vsetvl.go ├── insn_vsetvli.go ├── random.go ├── random_test.go └── tests.go ├── go.mod ├── go.sum ├── macros └── general │ ├── LICENSE │ └── test_macros.h ├── main.go ├── merger └── merger.go ├── pspike └── pspike.cc ├── single └── single.go └── testfloat3 ├── README.md ├── genCases.h ├── genCases_common.c ├── genCases_f16.c ├── genCases_f32.c ├── genCases_f64.c ├── random.c ├── random.h ├── testfloat3.c ├── testfloat3.go └── testfloat3.h /.github/workflows/build-and-test.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/.github/workflows/build-and-test.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/Makefile -------------------------------------------------------------------------------- /Makefrag: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/Makefrag -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/README.md -------------------------------------------------------------------------------- /configs/v/vaadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vaadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vaadd.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vaadd.vx.toml -------------------------------------------------------------------------------- /configs/v/vaaddu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vaaddu.vv.toml -------------------------------------------------------------------------------- /configs/v/vaaddu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vaaddu.vx.toml -------------------------------------------------------------------------------- /configs/v/vadc.vim.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadc.vim.toml -------------------------------------------------------------------------------- /configs/v/vadc.vvm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadc.vvm.toml -------------------------------------------------------------------------------- /configs/v/vadc.vxm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadc.vxm.toml -------------------------------------------------------------------------------- /configs/v/vadd.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadd.vi.toml -------------------------------------------------------------------------------- /configs/v/vadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vadd.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vadd.vx.toml -------------------------------------------------------------------------------- /configs/v/vand.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vand.vi.toml -------------------------------------------------------------------------------- /configs/v/vand.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vand.vv.toml -------------------------------------------------------------------------------- /configs/v/vand.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vand.vx.toml -------------------------------------------------------------------------------- /configs/v/vasub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vasub.vv.toml -------------------------------------------------------------------------------- /configs/v/vasub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vasub.vx.toml -------------------------------------------------------------------------------- /configs/v/vasubu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vasubu.vv.toml -------------------------------------------------------------------------------- /configs/v/vasubu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vasubu.vx.toml -------------------------------------------------------------------------------- /configs/v/vcompress.vm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vcompress.vm.toml -------------------------------------------------------------------------------- /configs/v/vcpop.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vcpop.m.toml -------------------------------------------------------------------------------- /configs/v/vdiv.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vdiv.vv.toml -------------------------------------------------------------------------------- /configs/v/vdiv.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vdiv.vx.toml -------------------------------------------------------------------------------- /configs/v/vdivu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vdivu.vv.toml -------------------------------------------------------------------------------- /configs/v/vdivu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vdivu.vx.toml -------------------------------------------------------------------------------- /configs/v/vfadd.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfadd.vf.toml -------------------------------------------------------------------------------- /configs/v/vfadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vfclass.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfclass.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.f.x.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.f.x.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.f.xu.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.f.xu.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.rtz.x.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.rtz.x.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.rtz.xu.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.rtz.xu.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.x.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.x.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfcvt.xu.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfcvt.xu.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfdiv.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfdiv.vf.toml -------------------------------------------------------------------------------- /configs/v/vfdiv.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfdiv.vv.toml -------------------------------------------------------------------------------- /configs/v/vfirst.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfirst.m.toml -------------------------------------------------------------------------------- /configs/v/vfmacc.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmacc.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmadd.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmadd.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmax.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmax.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmax.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmax.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmerge.vfm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmerge.vfm.toml -------------------------------------------------------------------------------- /configs/v/vfmin.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmin.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmin.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmin.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmsac.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmsac.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmsac.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmsac.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmsub.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmsub.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmul.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmul.vf.toml -------------------------------------------------------------------------------- /configs/v/vfmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmul.vv.toml -------------------------------------------------------------------------------- /configs/v/vfmv.f.s.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmv.f.s.toml -------------------------------------------------------------------------------- /configs/v/vfmv.s.f.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmv.s.f.toml -------------------------------------------------------------------------------- /configs/v/vfmv.v.f.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfmv.v.f.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.f.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.f.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.f.x.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.f.x.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.f.xu.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.f.xu.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.rod.f.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.rod.f.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.rtz.x.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.rtz.x.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.rtz.xu.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.rtz.xu.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.x.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.x.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfncvt.xu.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfncvt.xu.f.w.toml -------------------------------------------------------------------------------- /configs/v/vfnmacc.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmacc.vf.toml -------------------------------------------------------------------------------- /configs/v/vfnmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vfnmadd.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmadd.vf.toml -------------------------------------------------------------------------------- /configs/v/vfnmadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vfnmsac.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmsac.vf.toml -------------------------------------------------------------------------------- /configs/v/vfnmsac.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmsac.vv.toml -------------------------------------------------------------------------------- /configs/v/vfnmsub.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmsub.vf.toml -------------------------------------------------------------------------------- /configs/v/vfnmsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfnmsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vfrdiv.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfrdiv.vf.toml -------------------------------------------------------------------------------- /configs/v/vfrec7.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfrec7.v.toml -------------------------------------------------------------------------------- /configs/v/vfredmax.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfredmax.vs.toml -------------------------------------------------------------------------------- /configs/v/vfredmin.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfredmin.vs.toml -------------------------------------------------------------------------------- /configs/v/vfredosum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfredosum.vs.toml -------------------------------------------------------------------------------- /configs/v/vfredusum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfredusum.vs.toml -------------------------------------------------------------------------------- /configs/v/vfrsqrt7.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfrsqrt7.v.toml -------------------------------------------------------------------------------- /configs/v/vfrsub.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfrsub.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsgnj.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnj.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsgnj.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnj.vv.toml -------------------------------------------------------------------------------- /configs/v/vfsgnjn.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnjn.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsgnjn.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnjn.vv.toml -------------------------------------------------------------------------------- /configs/v/vfsgnjx.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnjx.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsgnjx.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsgnjx.vv.toml -------------------------------------------------------------------------------- /configs/v/vfslide1down.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfslide1down.vf.toml -------------------------------------------------------------------------------- /configs/v/vfslide1up.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfslide1up.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsqrt.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsqrt.v.toml -------------------------------------------------------------------------------- /configs/v/vfsub.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsub.vf.toml -------------------------------------------------------------------------------- /configs/v/vfsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwadd.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwadd.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwadd.wf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwadd.wf.toml -------------------------------------------------------------------------------- /configs/v/vfwadd.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwadd.wv.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.f.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.f.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.f.x.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.f.x.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.f.xu.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.f.xu.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.rtz.x.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.rtz.x.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.rtz.xu.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.rtz.xu.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.x.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.x.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfwcvt.xu.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwcvt.xu.f.v.toml -------------------------------------------------------------------------------- /configs/v/vfwmacc.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmacc.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwmsac.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmsac.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwmsac.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmsac.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwmul.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmul.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwmul.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwnmacc.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwnmacc.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwnmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwnmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwnmsac.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwnmsac.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwnmsac.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwnmsac.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwredosum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwredosum.vs.toml -------------------------------------------------------------------------------- /configs/v/vfwredusum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwredusum.vs.toml -------------------------------------------------------------------------------- /configs/v/vfwsub.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwsub.vf.toml -------------------------------------------------------------------------------- /configs/v/vfwsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vfwsub.wf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwsub.wf.toml -------------------------------------------------------------------------------- /configs/v/vfwsub.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vfwsub.wv.toml -------------------------------------------------------------------------------- /configs/v/vid.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vid.v.toml -------------------------------------------------------------------------------- /configs/v/viota.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/viota.m.toml -------------------------------------------------------------------------------- /configs/v/vl1re16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl1re16.v.toml -------------------------------------------------------------------------------- /configs/v/vl1re32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl1re32.v.toml -------------------------------------------------------------------------------- /configs/v/vl1re64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl1re64.v.toml -------------------------------------------------------------------------------- /configs/v/vl1re8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl1re8.v.toml -------------------------------------------------------------------------------- /configs/v/vl2re16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl2re16.v.toml -------------------------------------------------------------------------------- /configs/v/vl2re32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl2re32.v.toml -------------------------------------------------------------------------------- /configs/v/vl2re64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl2re64.v.toml -------------------------------------------------------------------------------- /configs/v/vl2re8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl2re8.v.toml -------------------------------------------------------------------------------- /configs/v/vl4re16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl4re16.v.toml -------------------------------------------------------------------------------- /configs/v/vl4re32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl4re32.v.toml -------------------------------------------------------------------------------- /configs/v/vl4re64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl4re64.v.toml -------------------------------------------------------------------------------- /configs/v/vl4re8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl4re8.v.toml -------------------------------------------------------------------------------- /configs/v/vl8re16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl8re16.v.toml -------------------------------------------------------------------------------- /configs/v/vl8re32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl8re32.v.toml -------------------------------------------------------------------------------- /configs/v/vl8re64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl8re64.v.toml -------------------------------------------------------------------------------- /configs/v/vl8re8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vl8re8.v.toml -------------------------------------------------------------------------------- /configs/v/vle16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle16.v.toml -------------------------------------------------------------------------------- /configs/v/vle16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vle32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle32.v.toml -------------------------------------------------------------------------------- /configs/v/vle32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vle64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle64.v.toml -------------------------------------------------------------------------------- /configs/v/vle64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vle8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle8.v.toml -------------------------------------------------------------------------------- /configs/v/vle8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vle8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlm.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlm.v.toml -------------------------------------------------------------------------------- /configs/v/vloxei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg2ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg2ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg2ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg2ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg2ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg2ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg2ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg2ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg3ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg3ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg3ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg3ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg3ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg3ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg3ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg3ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg4ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg4ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg4ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg4ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg4ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg4ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg4ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg4ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg5ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg5ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg5ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg5ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg5ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg5ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg5ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg5ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg6ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg6ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg6ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg6ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg6ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg6ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg6ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg6ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg7ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg7ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg7ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg7ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg7ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg7ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg7ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg7ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg8ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg8ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg8ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg8ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg8ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg8ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vloxseg8ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vloxseg8ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vlse16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlse16.v.toml -------------------------------------------------------------------------------- /configs/v/vlse32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlse32.v.toml -------------------------------------------------------------------------------- /configs/v/vlse64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlse64.v.toml -------------------------------------------------------------------------------- /configs/v/vlse8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlse8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg2e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg2e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg3e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg3e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg4e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg4e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg5e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg5e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg6e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg6e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg7e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg7e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e16ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e16ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e32ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e32ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e64ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e64ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlseg8e8ff.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlseg8e8ff.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg2e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg2e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg2e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg2e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg2e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg2e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg2e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg2e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg3e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg3e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg3e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg3e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg3e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg3e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg3e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg3e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg4e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg4e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg4e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg4e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg4e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg4e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg4e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg4e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg5e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg5e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg5e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg5e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg5e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg5e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg5e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg5e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg6e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg6e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg6e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg6e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg6e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg6e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg6e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg6e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg7e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg7e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg7e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg7e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg7e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg7e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg7e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg7e8.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg8e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg8e16.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg8e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg8e32.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg8e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg8e64.v.toml -------------------------------------------------------------------------------- /configs/v/vlsseg8e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vlsseg8e8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg2ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg2ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg2ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg2ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg2ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg2ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg2ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg2ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg3ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg3ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg3ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg3ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg3ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg3ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg3ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg3ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg4ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg4ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg4ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg4ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg4ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg4ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg4ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg4ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg5ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg5ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg5ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg5ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg5ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg5ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg5ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg5ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg6ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg6ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg6ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg6ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg6ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg6ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg6ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg6ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg7ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg7ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg7ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg7ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg7ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg7ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg7ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg7ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg8ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg8ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg8ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg8ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg8ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg8ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vluxseg8ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vluxseg8ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vmacc.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmacc.vx.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vi.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vim.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vim.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vv.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vvm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vvm.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vx.toml -------------------------------------------------------------------------------- /configs/v/vmadc.vxm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadc.vxm.toml -------------------------------------------------------------------------------- /configs/v/vmadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vmadd.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmadd.vx.toml -------------------------------------------------------------------------------- /configs/v/vmand.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmand.mm.toml -------------------------------------------------------------------------------- /configs/v/vmandn.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmandn.mm.toml -------------------------------------------------------------------------------- /configs/v/vmax.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmax.vv.toml -------------------------------------------------------------------------------- /configs/v/vmax.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmax.vx.toml -------------------------------------------------------------------------------- /configs/v/vmaxu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmaxu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmaxu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmaxu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmerge.vim.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmerge.vim.toml -------------------------------------------------------------------------------- /configs/v/vmerge.vvm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmerge.vvm.toml -------------------------------------------------------------------------------- /configs/v/vmerge.vxm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmerge.vxm.toml -------------------------------------------------------------------------------- /configs/v/vmfeq.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfeq.vf.toml -------------------------------------------------------------------------------- /configs/v/vmfeq.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfeq.vv.toml -------------------------------------------------------------------------------- /configs/v/vmfge.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfge.vf.toml -------------------------------------------------------------------------------- /configs/v/vmfgt.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfgt.vf.toml -------------------------------------------------------------------------------- /configs/v/vmfle.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfle.vf.toml -------------------------------------------------------------------------------- /configs/v/vmfle.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfle.vv.toml -------------------------------------------------------------------------------- /configs/v/vmflt.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmflt.vf.toml -------------------------------------------------------------------------------- /configs/v/vmflt.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmflt.vv.toml -------------------------------------------------------------------------------- /configs/v/vmfne.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfne.vf.toml -------------------------------------------------------------------------------- /configs/v/vmfne.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmfne.vv.toml -------------------------------------------------------------------------------- /configs/v/vmin.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmin.vv.toml -------------------------------------------------------------------------------- /configs/v/vmin.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmin.vx.toml -------------------------------------------------------------------------------- /configs/v/vminu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vminu.vv.toml -------------------------------------------------------------------------------- /configs/v/vminu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vminu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmnand.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmnand.mm.toml -------------------------------------------------------------------------------- /configs/v/vmnor.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmnor.mm.toml -------------------------------------------------------------------------------- /configs/v/vmor.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmor.mm.toml -------------------------------------------------------------------------------- /configs/v/vmorn.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmorn.mm.toml -------------------------------------------------------------------------------- /configs/v/vmsbc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsbc.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsbc.vvm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsbc.vvm.toml -------------------------------------------------------------------------------- /configs/v/vmsbc.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsbc.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsbc.vxm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsbc.vxm.toml -------------------------------------------------------------------------------- /configs/v/vmsbf.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsbf.m.toml -------------------------------------------------------------------------------- /configs/v/vmseq.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmseq.vi.toml -------------------------------------------------------------------------------- /configs/v/vmseq.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmseq.vv.toml -------------------------------------------------------------------------------- /configs/v/vmseq.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmseq.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsgt.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgt.vi.toml -------------------------------------------------------------------------------- /configs/v/vmsgt.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgt.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsgt.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgt.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsgtu.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgtu.vi.toml -------------------------------------------------------------------------------- /configs/v/vmsgtu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgtu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsgtu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsgtu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsif.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsif.m.toml -------------------------------------------------------------------------------- /configs/v/vmsle.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsle.vi.toml -------------------------------------------------------------------------------- /configs/v/vmsle.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsle.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsle.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsle.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsleu.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsleu.vi.toml -------------------------------------------------------------------------------- /configs/v/vmsleu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsleu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsleu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsleu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmslt.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmslt.vv.toml -------------------------------------------------------------------------------- /configs/v/vmslt.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmslt.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsltu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsltu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsltu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsltu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsne.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsne.vi.toml -------------------------------------------------------------------------------- /configs/v/vmsne.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsne.vv.toml -------------------------------------------------------------------------------- /configs/v/vmsne.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsne.vx.toml -------------------------------------------------------------------------------- /configs/v/vmsof.m.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmsof.m.toml -------------------------------------------------------------------------------- /configs/v/vmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmul.vv.toml -------------------------------------------------------------------------------- /configs/v/vmul.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmul.vx.toml -------------------------------------------------------------------------------- /configs/v/vmulh.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulh.vv.toml -------------------------------------------------------------------------------- /configs/v/vmulh.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulh.vx.toml -------------------------------------------------------------------------------- /configs/v/vmulhsu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulhsu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmulhsu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulhsu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmulhu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulhu.vv.toml -------------------------------------------------------------------------------- /configs/v/vmulhu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmulhu.vx.toml -------------------------------------------------------------------------------- /configs/v/vmv.s.x.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv.s.x.toml -------------------------------------------------------------------------------- /configs/v/vmv.v.i.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv.v.i.toml -------------------------------------------------------------------------------- /configs/v/vmv.v.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv.v.v.toml -------------------------------------------------------------------------------- /configs/v/vmv.v.x.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv.v.x.toml -------------------------------------------------------------------------------- /configs/v/vmv.x.s.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv.x.s.toml -------------------------------------------------------------------------------- /configs/v/vmv1r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv1r.v.toml -------------------------------------------------------------------------------- /configs/v/vmv2r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv2r.v.toml -------------------------------------------------------------------------------- /configs/v/vmv4r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv4r.v.toml -------------------------------------------------------------------------------- /configs/v/vmv8r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmv8r.v.toml -------------------------------------------------------------------------------- /configs/v/vmxnor.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmxnor.mm.toml -------------------------------------------------------------------------------- /configs/v/vmxor.mm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vmxor.mm.toml -------------------------------------------------------------------------------- /configs/v/vnclip.wi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclip.wi.toml -------------------------------------------------------------------------------- /configs/v/vnclip.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclip.wv.toml -------------------------------------------------------------------------------- /configs/v/vnclip.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclip.wx.toml -------------------------------------------------------------------------------- /configs/v/vnclipu.wi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclipu.wi.toml -------------------------------------------------------------------------------- /configs/v/vnclipu.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclipu.wv.toml -------------------------------------------------------------------------------- /configs/v/vnclipu.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnclipu.wx.toml -------------------------------------------------------------------------------- /configs/v/vnmsac.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnmsac.vv.toml -------------------------------------------------------------------------------- /configs/v/vnmsac.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnmsac.vx.toml -------------------------------------------------------------------------------- /configs/v/vnmsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnmsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vnmsub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnmsub.vx.toml -------------------------------------------------------------------------------- /configs/v/vnsra.wi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsra.wi.toml -------------------------------------------------------------------------------- /configs/v/vnsra.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsra.wv.toml -------------------------------------------------------------------------------- /configs/v/vnsra.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsra.wx.toml -------------------------------------------------------------------------------- /configs/v/vnsrl.wi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsrl.wi.toml -------------------------------------------------------------------------------- /configs/v/vnsrl.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsrl.wv.toml -------------------------------------------------------------------------------- /configs/v/vnsrl.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vnsrl.wx.toml -------------------------------------------------------------------------------- /configs/v/vor.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vor.vi.toml -------------------------------------------------------------------------------- /configs/v/vor.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vor.vv.toml -------------------------------------------------------------------------------- /configs/v/vor.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vor.vx.toml -------------------------------------------------------------------------------- /configs/v/vredand.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredand.vs.toml -------------------------------------------------------------------------------- /configs/v/vredmax.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredmax.vs.toml -------------------------------------------------------------------------------- /configs/v/vredmaxu.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredmaxu.vs.toml -------------------------------------------------------------------------------- /configs/v/vredmin.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredmin.vs.toml -------------------------------------------------------------------------------- /configs/v/vredminu.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredminu.vs.toml -------------------------------------------------------------------------------- /configs/v/vredor.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredor.vs.toml -------------------------------------------------------------------------------- /configs/v/vredsum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredsum.vs.toml -------------------------------------------------------------------------------- /configs/v/vredxor.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vredxor.vs.toml -------------------------------------------------------------------------------- /configs/v/vrem.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrem.vv.toml -------------------------------------------------------------------------------- /configs/v/vrem.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrem.vx.toml -------------------------------------------------------------------------------- /configs/v/vremu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vremu.vv.toml -------------------------------------------------------------------------------- /configs/v/vremu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vremu.vx.toml -------------------------------------------------------------------------------- /configs/v/vrgather.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrgather.vi.toml -------------------------------------------------------------------------------- /configs/v/vrgather.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrgather.vv.toml -------------------------------------------------------------------------------- /configs/v/vrgather.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrgather.vx.toml -------------------------------------------------------------------------------- /configs/v/vrgatherei16.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrgatherei16.vv.toml -------------------------------------------------------------------------------- /configs/v/vrsub.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrsub.vi.toml -------------------------------------------------------------------------------- /configs/v/vrsub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vrsub.vx.toml -------------------------------------------------------------------------------- /configs/v/vs1r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vs1r.v.toml -------------------------------------------------------------------------------- /configs/v/vs2r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vs2r.v.toml -------------------------------------------------------------------------------- /configs/v/vs4r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vs4r.v.toml -------------------------------------------------------------------------------- /configs/v/vs8r.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vs8r.v.toml -------------------------------------------------------------------------------- /configs/v/vsadd.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsadd.vi.toml -------------------------------------------------------------------------------- /configs/v/vsadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vsadd.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsadd.vx.toml -------------------------------------------------------------------------------- /configs/v/vsaddu.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsaddu.vi.toml -------------------------------------------------------------------------------- /configs/v/vsaddu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsaddu.vv.toml -------------------------------------------------------------------------------- /configs/v/vsaddu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsaddu.vx.toml -------------------------------------------------------------------------------- /configs/v/vsbc.vvm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsbc.vvm.toml -------------------------------------------------------------------------------- /configs/v/vsbc.vxm.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsbc.vxm.toml -------------------------------------------------------------------------------- /configs/v/vse16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vse16.v.toml -------------------------------------------------------------------------------- /configs/v/vse32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vse32.v.toml -------------------------------------------------------------------------------- /configs/v/vse64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vse64.v.toml -------------------------------------------------------------------------------- /configs/v/vse8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vse8.v.toml -------------------------------------------------------------------------------- /configs/v/vsetivli.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsetivli.toml -------------------------------------------------------------------------------- /configs/v/vsetvl.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsetvl.toml -------------------------------------------------------------------------------- /configs/v/vsetvli.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsetvli.toml -------------------------------------------------------------------------------- /configs/v/vsext.vf2.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsext.vf2.toml -------------------------------------------------------------------------------- /configs/v/vsext.vf4.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsext.vf4.toml -------------------------------------------------------------------------------- /configs/v/vsext.vf8.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsext.vf8.toml -------------------------------------------------------------------------------- /configs/v/vslide1down.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslide1down.vx.toml -------------------------------------------------------------------------------- /configs/v/vslide1up.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslide1up.vx.toml -------------------------------------------------------------------------------- /configs/v/vslidedown.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslidedown.vi.toml -------------------------------------------------------------------------------- /configs/v/vslidedown.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslidedown.vx.toml -------------------------------------------------------------------------------- /configs/v/vslideup.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslideup.vi.toml -------------------------------------------------------------------------------- /configs/v/vslideup.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vslideup.vx.toml -------------------------------------------------------------------------------- /configs/v/vsll.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsll.vi.toml -------------------------------------------------------------------------------- /configs/v/vsll.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsll.vv.toml -------------------------------------------------------------------------------- /configs/v/vsll.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsll.vx.toml -------------------------------------------------------------------------------- /configs/v/vsm.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsm.v.toml -------------------------------------------------------------------------------- /configs/v/vsmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsmul.vv.toml -------------------------------------------------------------------------------- /configs/v/vsmul.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsmul.vx.toml -------------------------------------------------------------------------------- /configs/v/vsoxei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg2ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg2ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg2ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg2ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg2ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg2ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg2ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg2ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg3ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg3ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg3ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg3ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg3ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg3ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg3ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg3ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg4ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg4ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg4ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg4ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg4ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg4ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg4ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg4ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg5ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg5ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg5ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg5ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg5ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg5ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg5ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg5ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg6ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg6ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg6ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg6ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg6ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg6ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg6ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg6ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg7ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg7ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg7ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg7ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg7ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg7ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg7ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg7ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg8ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg8ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg8ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg8ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg8ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg8ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsoxseg8ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsoxseg8ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsra.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsra.vi.toml -------------------------------------------------------------------------------- /configs/v/vsra.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsra.vv.toml -------------------------------------------------------------------------------- /configs/v/vsra.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsra.vx.toml -------------------------------------------------------------------------------- /configs/v/vsrl.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsrl.vi.toml -------------------------------------------------------------------------------- /configs/v/vsrl.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsrl.vv.toml -------------------------------------------------------------------------------- /configs/v/vsrl.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsrl.vx.toml -------------------------------------------------------------------------------- /configs/v/vsse16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsse16.v.toml -------------------------------------------------------------------------------- /configs/v/vsse32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsse32.v.toml -------------------------------------------------------------------------------- /configs/v/vsse64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsse64.v.toml -------------------------------------------------------------------------------- /configs/v/vsse8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsse8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg2e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg2e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg2e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg2e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg2e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg2e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg2e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg2e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg3e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg3e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg3e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg3e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg3e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg3e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg3e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg3e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg4e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg4e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg4e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg4e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg4e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg4e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg4e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg4e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg5e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg5e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg5e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg5e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg5e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg5e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg5e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg5e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg6e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg6e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg6e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg6e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg6e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg6e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg6e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg6e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg7e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg7e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg7e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg7e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg7e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg7e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg7e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg7e8.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg8e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg8e16.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg8e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg8e32.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg8e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg8e64.v.toml -------------------------------------------------------------------------------- /configs/v/vsseg8e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsseg8e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssra.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssra.vi.toml -------------------------------------------------------------------------------- /configs/v/vssra.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssra.vv.toml -------------------------------------------------------------------------------- /configs/v/vssra.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssra.vx.toml -------------------------------------------------------------------------------- /configs/v/vssrl.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssrl.vi.toml -------------------------------------------------------------------------------- /configs/v/vssrl.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssrl.vv.toml -------------------------------------------------------------------------------- /configs/v/vssrl.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssrl.vx.toml -------------------------------------------------------------------------------- /configs/v/vssseg2e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg2e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg2e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg2e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg2e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg2e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg2e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg2e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg3e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg3e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg3e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg3e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg3e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg3e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg3e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg3e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg4e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg4e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg4e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg4e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg4e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg4e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg4e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg4e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg5e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg5e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg5e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg5e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg5e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg5e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg5e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg5e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg6e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg6e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg6e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg6e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg6e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg6e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg6e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg6e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg7e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg7e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg7e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg7e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg7e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg7e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg7e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg7e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg8e16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg8e16.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg8e32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg8e32.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg8e64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg8e64.v.toml -------------------------------------------------------------------------------- /configs/v/vssseg8e8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssseg8e8.v.toml -------------------------------------------------------------------------------- /configs/v/vssub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssub.vv.toml -------------------------------------------------------------------------------- /configs/v/vssub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssub.vx.toml -------------------------------------------------------------------------------- /configs/v/vssubu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssubu.vv.toml -------------------------------------------------------------------------------- /configs/v/vssubu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vssubu.vx.toml -------------------------------------------------------------------------------- /configs/v/vsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vsub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsub.vx.toml -------------------------------------------------------------------------------- /configs/v/vsuxei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg2ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg2ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg2ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg2ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg2ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg2ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg2ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg2ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg3ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg3ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg3ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg3ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg3ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg3ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg3ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg3ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg4ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg4ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg4ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg4ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg4ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg4ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg4ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg4ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg5ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg5ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg5ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg5ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg5ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg5ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg5ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg5ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg6ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg6ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg6ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg6ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg6ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg6ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg6ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg6ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg7ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg7ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg7ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg7ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg7ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg7ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg7ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg7ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg8ei16.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg8ei16.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg8ei32.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg8ei32.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg8ei64.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg8ei64.v.toml -------------------------------------------------------------------------------- /configs/v/vsuxseg8ei8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vsuxseg8ei8.v.toml -------------------------------------------------------------------------------- /configs/v/vwadd.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwadd.vv.toml -------------------------------------------------------------------------------- /configs/v/vwadd.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwadd.vx.toml -------------------------------------------------------------------------------- /configs/v/vwadd.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwadd.wv.toml -------------------------------------------------------------------------------- /configs/v/vwadd.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwadd.wx.toml -------------------------------------------------------------------------------- /configs/v/vwaddu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwaddu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwaddu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwaddu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwaddu.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwaddu.wv.toml -------------------------------------------------------------------------------- /configs/v/vwaddu.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwaddu.wx.toml -------------------------------------------------------------------------------- /configs/v/vwmacc.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmacc.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmacc.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmacc.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmaccsu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmaccsu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmaccsu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmaccsu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmaccu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmaccu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmaccu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmaccu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmaccus.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmaccus.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmul.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmul.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmul.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmulsu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmulsu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmulsu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmulsu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwmulu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmulu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwmulu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwmulu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwredsum.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwredsum.vs.toml -------------------------------------------------------------------------------- /configs/v/vwredsumu.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwredsumu.vs.toml -------------------------------------------------------------------------------- /configs/v/vwsub.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsub.vv.toml -------------------------------------------------------------------------------- /configs/v/vwsub.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsub.vx.toml -------------------------------------------------------------------------------- /configs/v/vwsub.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsub.wv.toml -------------------------------------------------------------------------------- /configs/v/vwsub.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsub.wx.toml -------------------------------------------------------------------------------- /configs/v/vwsubu.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsubu.vv.toml -------------------------------------------------------------------------------- /configs/v/vwsubu.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsubu.vx.toml -------------------------------------------------------------------------------- /configs/v/vwsubu.wv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsubu.wv.toml -------------------------------------------------------------------------------- /configs/v/vwsubu.wx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vwsubu.wx.toml -------------------------------------------------------------------------------- /configs/v/vxor.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vxor.vi.toml -------------------------------------------------------------------------------- /configs/v/vxor.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vxor.vv.toml -------------------------------------------------------------------------------- /configs/v/vxor.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vxor.vx.toml -------------------------------------------------------------------------------- /configs/v/vzext.vf2.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vzext.vf2.toml -------------------------------------------------------------------------------- /configs/v/vzext.vf4.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vzext.vf4.toml -------------------------------------------------------------------------------- /configs/v/vzext.vf8.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/v/vzext.vf8.toml -------------------------------------------------------------------------------- /configs/zvbb/vandn.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vandn.vv.toml -------------------------------------------------------------------------------- /configs/zvbb/vandn.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vandn.vx.toml -------------------------------------------------------------------------------- /configs/zvbb/vbrev.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vbrev.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vbrev8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vbrev8.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vclz.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vclz.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vcpop.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vcpop.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vctz.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vctz.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vrev8.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vrev8.v.toml -------------------------------------------------------------------------------- /configs/zvbb/vrol.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vrol.vv.toml -------------------------------------------------------------------------------- /configs/zvbb/vrol.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vrol.vx.toml -------------------------------------------------------------------------------- /configs/zvbb/vror.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vror.vi.toml -------------------------------------------------------------------------------- /configs/zvbb/vror.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vror.vv.toml -------------------------------------------------------------------------------- /configs/zvbb/vror.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vror.vx.toml -------------------------------------------------------------------------------- /configs/zvbb/vwsll.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vwsll.vi.toml -------------------------------------------------------------------------------- /configs/zvbb/vwsll.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vwsll.vv.toml -------------------------------------------------------------------------------- /configs/zvbb/vwsll.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbb/vwsll.vx.toml -------------------------------------------------------------------------------- /configs/zvbc/vclmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbc/vclmul.vv.toml -------------------------------------------------------------------------------- /configs/zvbc/vclmul.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbc/vclmul.vx.toml -------------------------------------------------------------------------------- /configs/zvbc/vclmulh.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbc/vclmulh.vv.toml -------------------------------------------------------------------------------- /configs/zvbc/vclmulh.vx.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvbc/vclmulh.vx.toml -------------------------------------------------------------------------------- /configs/zvfbfmin/vfncvtbf16.f.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfbfmin/vfncvtbf16.f.f.w.toml -------------------------------------------------------------------------------- /configs/zvfbfmin/vfwcvtbf16.f.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfbfmin/vfwcvtbf16.f.f.v.toml -------------------------------------------------------------------------------- /configs/zvfbfwma/vfwmaccbf16.vf.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfbfwma/vfwmaccbf16.vf.toml -------------------------------------------------------------------------------- /configs/zvfbfwma/vfwmaccbf16.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfbfwma/vfwmaccbf16.vv.toml -------------------------------------------------------------------------------- /configs/zvfhmin/vfncvt.f.f.w.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfhmin/vfncvt.f.f.w.toml -------------------------------------------------------------------------------- /configs/zvfhmin/vfwcvt.f.f.v.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvfhmin/vfwcvt.f.f.v.toml -------------------------------------------------------------------------------- /configs/zvkg/vghsh.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkg/vghsh.vv.toml -------------------------------------------------------------------------------- /configs/zvkg/vgmul.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkg/vgmul.vv.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesdf.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesdf.vs.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesdf.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesdf.vv.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesdm.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesdm.vs.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesdm.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesdm.vv.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesef.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesef.vs.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesef.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesef.vv.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesem.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesem.vs.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesem.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesem.vv.toml -------------------------------------------------------------------------------- /configs/zvkned/vaeskf1.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaeskf1.vi.toml -------------------------------------------------------------------------------- /configs/zvkned/vaeskf2.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaeskf2.vi.toml -------------------------------------------------------------------------------- /configs/zvkned/vaesz.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvkned/vaesz.vs.toml -------------------------------------------------------------------------------- /configs/zvknha/vsha2ch.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvknha/vsha2ch.vv.toml -------------------------------------------------------------------------------- /configs/zvknha/vsha2cl.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvknha/vsha2cl.vv.toml -------------------------------------------------------------------------------- /configs/zvknha/vsha2ms.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvknha/vsha2ms.vv.toml -------------------------------------------------------------------------------- /configs/zvksed/vsm4k.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvksed/vsm4k.vi.toml -------------------------------------------------------------------------------- /configs/zvksed/vsm4r.vs.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvksed/vsm4r.vs.toml -------------------------------------------------------------------------------- /configs/zvksed/vsm4r.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvksed/vsm4r.vv.toml -------------------------------------------------------------------------------- /configs/zvksh/vsm3c.vi.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvksh/vsm3c.vi.toml -------------------------------------------------------------------------------- /configs/zvksh/vsm3me.vv.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/configs/zvksh/vsm3me.vv.toml -------------------------------------------------------------------------------- /env/ps/link.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/env/ps/link.ld -------------------------------------------------------------------------------- /env/ps/riscv_test.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/env/ps/riscv_test.h -------------------------------------------------------------------------------- /flake.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/flake.lock -------------------------------------------------------------------------------- /flake.nix: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/flake.nix -------------------------------------------------------------------------------- /generator/insn.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn.go -------------------------------------------------------------------------------- /generator/insn_fdvs2.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_fdvs2.go -------------------------------------------------------------------------------- /generator/insn_g.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_g.go -------------------------------------------------------------------------------- /generator/insn_rdvs2.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_rdvs2.go -------------------------------------------------------------------------------- /generator/insn_rdvs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_rdvs2vm.go -------------------------------------------------------------------------------- /generator/insn_util.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_util.go -------------------------------------------------------------------------------- /generator/insn_util_test.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_util_test.go -------------------------------------------------------------------------------- /generator/insn_vdfs1.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdfs1.go -------------------------------------------------------------------------------- /generator/insn_vdfs1vs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdfs1vs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdimm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdimm.go -------------------------------------------------------------------------------- /generator/insn_vdrs1.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1.go -------------------------------------------------------------------------------- /generator/insn_vdrs1m.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1m.go -------------------------------------------------------------------------------- /generator/insn_vdrs1mrs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1mrs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdrs1mvm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1mvm.go -------------------------------------------------------------------------------- /generator/insn_vdrs1mvs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1mvs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdrs1vs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdrs1vs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdvm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvm.go -------------------------------------------------------------------------------- /generator/insn_vdvs1.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs1.go -------------------------------------------------------------------------------- /generator/insn_vdvs1vs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs1vs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2.go -------------------------------------------------------------------------------- /generator/insn_vdvs2fs1v0.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2fs1v0.go -------------------------------------------------------------------------------- /generator/insn_vdvs2fs1vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2fs1vm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2imm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2imm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2immv0.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2immv0.go -------------------------------------------------------------------------------- /generator/insn_vdvs2immvm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2immvm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2rs1.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2rs1.go -------------------------------------------------------------------------------- /generator/insn_vdvs2rs1v0.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2rs1v0.go -------------------------------------------------------------------------------- /generator/insn_vdvs2rs1vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2rs1vm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2uimm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2uimm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2uimmvm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2uimmvm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vm.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vmp2.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vmp2.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vmp3.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vmp3.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vs1.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vs1.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vs1v0.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vs1v0.go -------------------------------------------------------------------------------- /generator/insn_vdvs2vs1vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vdvs2vs1vm.go -------------------------------------------------------------------------------- /generator/insn_vs3rs1m.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vs3rs1m.go -------------------------------------------------------------------------------- /generator/insn_vs3rs1mrs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vs3rs1mrs2vm.go -------------------------------------------------------------------------------- /generator/insn_vs3rs1mvm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vs3rs1mvm.go -------------------------------------------------------------------------------- /generator/insn_vs3rs1mvs2vm.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vs3rs1mvs2vm.go -------------------------------------------------------------------------------- /generator/insn_vsetivli.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vsetivli.go -------------------------------------------------------------------------------- /generator/insn_vsetvl.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vsetvl.go -------------------------------------------------------------------------------- /generator/insn_vsetvli.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/insn_vsetvli.go -------------------------------------------------------------------------------- /generator/random.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/random.go -------------------------------------------------------------------------------- /generator/random_test.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/random_test.go -------------------------------------------------------------------------------- /generator/tests.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/generator/tests.go -------------------------------------------------------------------------------- /go.mod: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/go.mod -------------------------------------------------------------------------------- /go.sum: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/go.sum -------------------------------------------------------------------------------- /macros/general/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/macros/general/LICENSE -------------------------------------------------------------------------------- /macros/general/test_macros.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/macros/general/test_macros.h -------------------------------------------------------------------------------- /main.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/main.go -------------------------------------------------------------------------------- /merger/merger.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/merger/merger.go -------------------------------------------------------------------------------- /pspike/pspike.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/pspike/pspike.cc -------------------------------------------------------------------------------- /single/single.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/single/single.go -------------------------------------------------------------------------------- /testfloat3/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/README.md -------------------------------------------------------------------------------- /testfloat3/genCases.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/genCases.h -------------------------------------------------------------------------------- /testfloat3/genCases_common.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/genCases_common.c -------------------------------------------------------------------------------- /testfloat3/genCases_f16.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/genCases_f16.c -------------------------------------------------------------------------------- /testfloat3/genCases_f32.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/genCases_f32.c -------------------------------------------------------------------------------- /testfloat3/genCases_f64.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/genCases_f64.c -------------------------------------------------------------------------------- /testfloat3/random.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/random.c -------------------------------------------------------------------------------- /testfloat3/random.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/random.h -------------------------------------------------------------------------------- /testfloat3/testfloat3.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/testfloat3.c -------------------------------------------------------------------------------- /testfloat3/testfloat3.go: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/testfloat3.go -------------------------------------------------------------------------------- /testfloat3/testfloat3.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/chipsalliance/riscv-vector-tests/HEAD/testfloat3/testfloat3.h --------------------------------------------------------------------------------