├── .gitignore ├── .gitmodules ├── LICENSE.md ├── Makefile ├── README.md ├── config ├── config_busybox ├── config_linux ├── openocd_bscan.cfg └── openocd_pmod.cfg ├── constraints ├── DDR_Pin_Map.ucf ├── nexys4ddr.xdc └── nexysvideo.xdc ├── firmware ├── Makefile ├── driver │ ├── bits.h │ ├── diskio.c │ ├── diskio.h │ ├── elf.c │ ├── elf.h │ ├── ff.c │ ├── ff.h │ ├── ffconf.h │ ├── mem_map.h │ ├── memory.c │ ├── memory.h │ ├── myprintf.c │ ├── myprintf.h │ ├── spi.c │ ├── spi.h │ ├── uart.c │ └── uart.h ├── head.S ├── linker.ld └── sdload.c ├── linux_driver ├── README.md └── spi-xilinx.c ├── pics ├── bigmap.png ├── firmware.png ├── jtag_pmod.png ├── kernelconfig.png ├── minicom.png ├── pmod_pins.png └── sdcard.png ├── scripts ├── create_nexys4ddr_vivado_proj.tcl ├── create_nexysvideo_vivado_proj.tcl ├── nexys4ddr.mig.prj └── nexysvideo.mig.prj └── verilog ├── AXIMem.v ├── AXIMmio.v ├── chip_top.v ├── peri ├── DTModule.v ├── JtagTunnel.v ├── bram.v ├── bram_storage.v ├── spi.v └── uart.v ├── testbench └── dut_top_tb.v └── utils ├── AsyncResetReg.v ├── EICG_wrapper.v ├── narrower.v ├── nasti_lite_bridge ├── nasti_lite_bridge.sv ├── nasti_lite_reader.sv ├── nasti_lite_writer.sv └── nasti_request.vh ├── plusarg_reader.v ├── sram_modified.v └── xilinx_ips.txt /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/LICENSE.md -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/Makefile -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/README.md -------------------------------------------------------------------------------- /config/config_busybox: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/config/config_busybox -------------------------------------------------------------------------------- /config/config_linux: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/config/config_linux -------------------------------------------------------------------------------- /config/openocd_bscan.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/config/openocd_bscan.cfg -------------------------------------------------------------------------------- /config/openocd_pmod.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/config/openocd_pmod.cfg -------------------------------------------------------------------------------- /constraints/DDR_Pin_Map.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/constraints/DDR_Pin_Map.ucf -------------------------------------------------------------------------------- /constraints/nexys4ddr.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/constraints/nexys4ddr.xdc -------------------------------------------------------------------------------- /constraints/nexysvideo.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/constraints/nexysvideo.xdc -------------------------------------------------------------------------------- /firmware/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/Makefile -------------------------------------------------------------------------------- /firmware/driver/bits.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/bits.h -------------------------------------------------------------------------------- /firmware/driver/diskio.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/diskio.c -------------------------------------------------------------------------------- /firmware/driver/diskio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/diskio.h -------------------------------------------------------------------------------- /firmware/driver/elf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/elf.c -------------------------------------------------------------------------------- /firmware/driver/elf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/elf.h -------------------------------------------------------------------------------- /firmware/driver/ff.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/ff.c -------------------------------------------------------------------------------- /firmware/driver/ff.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/ff.h -------------------------------------------------------------------------------- /firmware/driver/ffconf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/ffconf.h -------------------------------------------------------------------------------- /firmware/driver/mem_map.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/mem_map.h -------------------------------------------------------------------------------- /firmware/driver/memory.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/memory.c -------------------------------------------------------------------------------- /firmware/driver/memory.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/memory.h -------------------------------------------------------------------------------- /firmware/driver/myprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/myprintf.c -------------------------------------------------------------------------------- /firmware/driver/myprintf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/myprintf.h -------------------------------------------------------------------------------- /firmware/driver/spi.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/spi.c -------------------------------------------------------------------------------- /firmware/driver/spi.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/spi.h -------------------------------------------------------------------------------- /firmware/driver/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/uart.c -------------------------------------------------------------------------------- /firmware/driver/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/driver/uart.h -------------------------------------------------------------------------------- /firmware/head.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/head.S -------------------------------------------------------------------------------- /firmware/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/linker.ld -------------------------------------------------------------------------------- /firmware/sdload.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/firmware/sdload.c -------------------------------------------------------------------------------- /linux_driver/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/linux_driver/README.md -------------------------------------------------------------------------------- /linux_driver/spi-xilinx.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/linux_driver/spi-xilinx.c -------------------------------------------------------------------------------- /pics/bigmap.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/bigmap.png -------------------------------------------------------------------------------- /pics/firmware.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/firmware.png -------------------------------------------------------------------------------- /pics/jtag_pmod.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/jtag_pmod.png -------------------------------------------------------------------------------- /pics/kernelconfig.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/kernelconfig.png -------------------------------------------------------------------------------- /pics/minicom.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/minicom.png -------------------------------------------------------------------------------- /pics/pmod_pins.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/pmod_pins.png -------------------------------------------------------------------------------- /pics/sdcard.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/pics/sdcard.png -------------------------------------------------------------------------------- /scripts/create_nexys4ddr_vivado_proj.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/scripts/create_nexys4ddr_vivado_proj.tcl -------------------------------------------------------------------------------- /scripts/create_nexysvideo_vivado_proj.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/scripts/create_nexysvideo_vivado_proj.tcl -------------------------------------------------------------------------------- /scripts/nexys4ddr.mig.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/scripts/nexys4ddr.mig.prj -------------------------------------------------------------------------------- /scripts/nexysvideo.mig.prj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/scripts/nexysvideo.mig.prj -------------------------------------------------------------------------------- /verilog/AXIMem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/AXIMem.v -------------------------------------------------------------------------------- /verilog/AXIMmio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/AXIMmio.v -------------------------------------------------------------------------------- /verilog/chip_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/chip_top.v -------------------------------------------------------------------------------- /verilog/peri/DTModule.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/DTModule.v -------------------------------------------------------------------------------- /verilog/peri/JtagTunnel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/JtagTunnel.v -------------------------------------------------------------------------------- /verilog/peri/bram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/bram.v -------------------------------------------------------------------------------- /verilog/peri/bram_storage.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/bram_storage.v -------------------------------------------------------------------------------- /verilog/peri/spi.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/spi.v -------------------------------------------------------------------------------- /verilog/peri/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/peri/uart.v -------------------------------------------------------------------------------- /verilog/testbench/dut_top_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/testbench/dut_top_tb.v -------------------------------------------------------------------------------- /verilog/utils/AsyncResetReg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/AsyncResetReg.v -------------------------------------------------------------------------------- /verilog/utils/EICG_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/EICG_wrapper.v -------------------------------------------------------------------------------- /verilog/utils/narrower.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/narrower.v -------------------------------------------------------------------------------- /verilog/utils/nasti_lite_bridge/nasti_lite_bridge.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/nasti_lite_bridge/nasti_lite_bridge.sv -------------------------------------------------------------------------------- /verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv -------------------------------------------------------------------------------- /verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv -------------------------------------------------------------------------------- /verilog/utils/nasti_lite_bridge/nasti_request.vh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/nasti_lite_bridge/nasti_request.vh -------------------------------------------------------------------------------- /verilog/utils/plusarg_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/plusarg_reader.v -------------------------------------------------------------------------------- /verilog/utils/sram_modified.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/sram_modified.v -------------------------------------------------------------------------------- /verilog/utils/xilinx_ips.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/fpga-rocket-chip/HEAD/verilog/utils/xilinx_ips.txt --------------------------------------------------------------------------------