├── .github └── workflows │ └── gh-deploy.yml ├── .gitignore ├── README.md ├── docs ├── SUMMARY.md ├── assets │ ├── BOOM_pipeline.png │ ├── Back_Back_LSU_Timing.png │ ├── Base_LSU_Timing.png │ ├── Cross_ICache_line.png │ ├── Delay_Resp_LSU_Timing.png │ ├── HardwareLoopInst.png │ ├── HardwareLoopInstEncode.png │ ├── HardwareLoopModule.png │ ├── PULP_Arch.png │ ├── PULPino_Arch1.png │ ├── PULPino_Arch2.png │ ├── PULPino_Interface.png │ ├── PULPino_plan.png │ ├── RI5CY_Arch.png │ ├── RI5CY_CSR.png │ ├── RI5CY_Interface.png │ ├── RI5CY_M4.png │ ├── RI5CY_M4_1.png │ ├── import.png │ ├── interrupt_vector.png │ ├── make_boot_file.png │ ├── memoryspace.png │ ├── power.png │ ├── program_in_flash.png │ └── resources.png ├── ch1 │ ├── ch1-background.md │ ├── reference.md │ ├── sec1-comparch.md │ ├── sec2-isa.md │ ├── sec3-hardware.md │ └── sec4-opensource.md ├── ch2 │ ├── reference.md │ ├── sec1-history.md │ ├── sec2-isa-design.md │ ├── sec3-privilege.md │ ├── sec4-memory-model.md │ ├── sec5-rvc.md │ ├── sec6-extension.md │ ├── sec7-spike.md │ ├── sec8-ecosystem.md │ └── sec9-status.md ├── ch3 │ ├── reference.md │ ├── sec1-chisel.md │ ├── sec2-overview.md │ ├── sec3-tilelink.md │ ├── sec4-soc.md │ └── sec5-verification.md ├── ch4 │ ├── reference.md │ ├── sec1-overview.md │ ├── sec2-pipeline.md │ ├── sec3-icache.md │ ├── sec4-dcache.md │ ├── sec5-vm.md │ └── sec6-rocc.md ├── ch5 │ ├── reference.md │ └── sec1-overview.md ├── ch6 │ ├── ch6-freedom.md │ ├── reference.md │ └── sec1-overview.md ├── ch7 │ ├── ch7-lowrisc.md │ ├── reference.md │ └── sec1-overview.md ├── ch8 │ ├── ch8-pulpino.md │ ├── reference.md │ ├── sec1-PULP_overview.md │ ├── sec2-PULPino_overview.md │ ├── sec3-RI5CY_overview.md │ └── sec4-RI5CY_HardwareLoop.md ├── ch9 │ ├── ch9-fpu.md │ └── reference.md ├── index.md └── outline.md └── mkdocs.yml /.github/workflows/gh-deploy.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/.github/workflows/gh-deploy.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | /site 2 | -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/README.md -------------------------------------------------------------------------------- /docs/SUMMARY.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/SUMMARY.md -------------------------------------------------------------------------------- /docs/assets/BOOM_pipeline.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/BOOM_pipeline.png -------------------------------------------------------------------------------- /docs/assets/Back_Back_LSU_Timing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/Back_Back_LSU_Timing.png -------------------------------------------------------------------------------- /docs/assets/Base_LSU_Timing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/Base_LSU_Timing.png -------------------------------------------------------------------------------- /docs/assets/Cross_ICache_line.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/Cross_ICache_line.png -------------------------------------------------------------------------------- /docs/assets/Delay_Resp_LSU_Timing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/Delay_Resp_LSU_Timing.png -------------------------------------------------------------------------------- /docs/assets/HardwareLoopInst.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/HardwareLoopInst.png -------------------------------------------------------------------------------- /docs/assets/HardwareLoopInstEncode.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/HardwareLoopInstEncode.png -------------------------------------------------------------------------------- /docs/assets/HardwareLoopModule.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/HardwareLoopModule.png -------------------------------------------------------------------------------- /docs/assets/PULP_Arch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/PULP_Arch.png -------------------------------------------------------------------------------- /docs/assets/PULPino_Arch1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/PULPino_Arch1.png -------------------------------------------------------------------------------- /docs/assets/PULPino_Arch2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/PULPino_Arch2.png -------------------------------------------------------------------------------- /docs/assets/PULPino_Interface.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/PULPino_Interface.png -------------------------------------------------------------------------------- /docs/assets/PULPino_plan.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/PULPino_plan.png -------------------------------------------------------------------------------- /docs/assets/RI5CY_Arch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/RI5CY_Arch.png -------------------------------------------------------------------------------- /docs/assets/RI5CY_CSR.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/RI5CY_CSR.png -------------------------------------------------------------------------------- /docs/assets/RI5CY_Interface.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/RI5CY_Interface.png -------------------------------------------------------------------------------- /docs/assets/RI5CY_M4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/RI5CY_M4.png -------------------------------------------------------------------------------- /docs/assets/RI5CY_M4_1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/RI5CY_M4_1.png -------------------------------------------------------------------------------- /docs/assets/import.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/import.png -------------------------------------------------------------------------------- /docs/assets/interrupt_vector.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/interrupt_vector.png -------------------------------------------------------------------------------- /docs/assets/make_boot_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/make_boot_file.png -------------------------------------------------------------------------------- /docs/assets/memoryspace.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/memoryspace.png -------------------------------------------------------------------------------- /docs/assets/power.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/power.png -------------------------------------------------------------------------------- /docs/assets/program_in_flash.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/program_in_flash.png -------------------------------------------------------------------------------- /docs/assets/resources.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/assets/resources.png -------------------------------------------------------------------------------- /docs/ch1/ch1-background.md: -------------------------------------------------------------------------------- 1 | 测试 -------------------------------------------------------------------------------- /docs/ch1/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch1/sec1-comparch.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch1/sec1-comparch.md -------------------------------------------------------------------------------- /docs/ch1/sec2-isa.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch1/sec2-isa.md -------------------------------------------------------------------------------- /docs/ch1/sec3-hardware.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch1/sec4-opensource.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec1-history.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec2-isa-design.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec3-privilege.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec4-memory-model.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec5-rvc.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec6-extension.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec7-spike.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec8-ecosystem.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch2/sec9-status.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch2/sec9-status.md -------------------------------------------------------------------------------- /docs/ch3/reference.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch3/reference.md -------------------------------------------------------------------------------- /docs/ch3/sec1-chisel.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch3/sec2-overview.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch3/sec3-tilelink.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch3/sec4-soc.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch3/sec5-verification.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/sec1-overview.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch4/sec1-overview.md -------------------------------------------------------------------------------- /docs/ch4/sec2-pipeline.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/sec3-icache.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/sec4-dcache.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/sec5-vm.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch4/sec6-rocc.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch5/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch5/sec1-overview.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch6/ch6-freedom.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch6/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch6/sec1-overview.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch7/ch7-lowrisc.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch7/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch7/sec1-overview.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch8/ch8-pulpino.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch8/ch8-pulpino.md -------------------------------------------------------------------------------- /docs/ch8/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch8/sec1-PULP_overview.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch8/sec1-PULP_overview.md -------------------------------------------------------------------------------- /docs/ch8/sec2-PULPino_overview.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch8/sec2-PULPino_overview.md -------------------------------------------------------------------------------- /docs/ch8/sec3-RI5CY_overview.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch8/sec3-RI5CY_overview.md -------------------------------------------------------------------------------- /docs/ch8/sec4-RI5CY_HardwareLoop.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/ch8/sec4-RI5CY_HardwareLoop.md -------------------------------------------------------------------------------- /docs/ch9/ch9-fpu.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/ch9/reference.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /docs/index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/index.md -------------------------------------------------------------------------------- /docs/outline.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/docs/outline.md -------------------------------------------------------------------------------- /mkdocs.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cnrv/riscv-soc-book/HEAD/mkdocs.yml --------------------------------------------------------------------------------