├── 54条周期安排.xlsx ├── README.md ├── cpu31.srcs ├── constrs_1 │ └── new │ │ └── icf.xdc ├── sim_1 │ └── imports │ │ └── new │ │ ├── cpu_tb.v │ │ └── top_tb.v └── sources_1 │ ├── cpu54.srcs │ ├── sim_1 │ │ └── new │ │ │ └── cpu_tb.v │ └── sources_1 │ │ ├── ip │ │ └── dist_mem_gen_0 │ │ │ ├── dist_mem_gen_0.dcp │ │ │ ├── dist_mem_gen_0.mif │ │ │ ├── dist_mem_gen_0.veo │ │ │ ├── dist_mem_gen_0.vho │ │ │ ├── dist_mem_gen_0.xci │ │ │ ├── dist_mem_gen_0.xml │ │ │ ├── dist_mem_gen_0_ooc.xdc │ │ │ ├── dist_mem_gen_0_sim_netlist.v │ │ │ ├── dist_mem_gen_0_sim_netlist.vhdl │ │ │ ├── dist_mem_gen_0_stub.v │ │ │ ├── dist_mem_gen_0_stub.vhdl │ │ │ ├── dist_mem_gen_v8_0_10 │ │ │ ├── hdl │ │ │ │ ├── dist_mem_gen_v8_0.vhd │ │ │ │ └── dist_mem_gen_v8_0_vhsyn_rfs.vhd │ │ │ └── simulation │ │ │ │ └── dist_mem_gen_v8_0.v │ │ │ ├── doc │ │ │ └── dist_mem_gen_v8_0_changelog.txt │ │ │ ├── sim │ │ │ └── dist_mem_gen_0.v │ │ │ └── synth │ │ │ └── dist_mem_gen_0.vhd │ │ └── new │ │ ├── alu.v │ │ ├── clz.v │ │ ├── cp0.v │ │ ├── cpu.v │ │ ├── decoder_control.v │ │ ├── div.v │ │ ├── divu.v │ │ ├── dmem.v │ │ ├── imem.v │ │ ├── mul_8.v │ │ ├── mult.v │ │ ├── multu.v │ │ ├── pc.v │ │ ├── regfile.v │ │ └── sccomp_dataflow.v │ ├── ip │ ├── dist_mem_gen_0 │ │ ├── dist_mem_gen_0.dcp │ │ ├── dist_mem_gen_0.mif │ │ ├── dist_mem_gen_0.veo │ │ ├── dist_mem_gen_0.vho │ │ ├── dist_mem_gen_0.xci │ │ ├── dist_mem_gen_0.xml │ │ ├── dist_mem_gen_0_ooc.xdc │ │ ├── dist_mem_gen_0_sim_netlist.v │ │ ├── dist_mem_gen_0_sim_netlist.vhdl │ │ ├── dist_mem_gen_0_stub.v │ │ ├── dist_mem_gen_0_stub.vhdl │ │ ├── dist_mem_gen_v8_0_10 │ │ │ ├── hdl │ │ │ │ ├── dist_mem_gen_v8_0.vhd │ │ │ │ └── dist_mem_gen_v8_0_vhsyn_rfs.vhd │ │ │ └── simulation │ │ │ │ └── dist_mem_gen_v8_0.v │ │ ├── doc │ │ │ └── dist_mem_gen_v8_0_changelog.txt │ │ ├── sim │ │ │ └── dist_mem_gen_0.v │ │ └── synth │ │ │ └── dist_mem_gen_0.vhd │ └── imem │ │ ├── dist_mem_gen_v8_0_10 │ │ ├── hdl │ │ │ ├── dist_mem_gen_v8_0.vhd │ │ │ └── dist_mem_gen_v8_0_vhsyn_rfs.vhd │ │ └── simulation │ │ │ └── dist_mem_gen_v8_0.v │ │ ├── doc │ │ └── dist_mem_gen_v8_0_changelog.txt │ │ ├── imem.dcp │ │ ├── imem.mif │ │ ├── imem.veo │ │ ├── imem.vho │ │ ├── imem.xci │ │ ├── imem.xml │ │ ├── imem_ooc.xdc │ │ ├── imem_sim_netlist.v │ │ ├── imem_sim_netlist.vhdl │ │ ├── imem_stub.v │ │ ├── imem_stub.vhdl │ │ ├── sim │ │ └── imem.v │ │ └── synth │ │ └── imem.vhd │ └── new │ ├── alu.v │ ├── cpu.v │ ├── decoder_control.v │ ├── divider.v │ ├── dmem.v │ ├── imem.v │ ├── pc.v │ ├── regfile.v │ ├── sccomp_dataflow.v │ ├── seg7x16.v │ └── top.v ├── cpu31通路图.png ├── cpu54.srcs ├── sim_1 │ └── new │ │ └── cpu_tb.v └── sources_1 │ ├── ip │ └── dist_mem_gen_0 │ │ ├── dist_mem_gen_0.dcp │ │ ├── dist_mem_gen_0.mif │ │ ├── dist_mem_gen_0.veo │ │ ├── dist_mem_gen_0.vho │ │ ├── dist_mem_gen_0.xci │ │ ├── dist_mem_gen_0.xml │ │ ├── dist_mem_gen_0_ooc.xdc │ │ ├── dist_mem_gen_0_sim_netlist.v │ │ ├── dist_mem_gen_0_sim_netlist.vhdl │ │ ├── dist_mem_gen_0_stub.v │ │ ├── dist_mem_gen_0_stub.vhdl │ │ ├── dist_mem_gen_v8_0_10 │ │ ├── hdl │ │ │ ├── dist_mem_gen_v8_0.vhd │ │ │ └── dist_mem_gen_v8_0_vhsyn_rfs.vhd │ │ └── simulation │ │ │ └── dist_mem_gen_v8_0.v │ │ ├── doc │ │ └── dist_mem_gen_v8_0_changelog.txt │ │ └── sim │ │ └── dist_mem_gen_0.v │ └── new │ ├── add_8.v │ ├── alu.v │ ├── clz.v │ ├── cp0.v │ ├── cpu.v │ ├── decoder_control.v │ ├── div.v │ ├── divu.v │ ├── dmem.v │ ├── imem.v │ ├── mul_8.v │ ├── mult.v │ ├── multu.v │ ├── pc.v │ ├── regfile.v │ └── sccomp_dataflow.v └── cpu54通路图.png /54条周期安排.xlsx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/54条周期安排.xlsx -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/README.md -------------------------------------------------------------------------------- /cpu31.srcs/constrs_1/new/icf.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/constrs_1/new/icf.xdc -------------------------------------------------------------------------------- /cpu31.srcs/sim_1/imports/new/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sim_1/imports/new/cpu_tb.v -------------------------------------------------------------------------------- /cpu31.srcs/sim_1/imports/new/top_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sim_1/imports/new/top_tb.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sim_1/new/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sim_1/new/cpu_tb.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/alu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/clz.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/clz.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/cp0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/cp0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/cpu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/decoder_control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/decoder_control.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/div.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/divu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/divu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/dmem.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/imem.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/mul_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/mul_8.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/mult.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/multu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/multu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/pc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/pc.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/regfile.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/sccomp_dataflow.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/cpu54.srcs/sources_1/new/sccomp_dataflow.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/doc/dist_mem_gen_v8_0_changelog.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/doc/dist_mem_gen_v8_0_changelog.txt -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.dcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.dcp -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.mif -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.veo -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.vho -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.xci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.xci -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem.xml -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem_ooc.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem_ooc.xdc -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem_sim_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem_sim_netlist.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem_sim_netlist.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem_sim_netlist.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem_stub.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/imem_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/imem_stub.vhdl -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/sim/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/sim/imem.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/ip/imem/synth/imem.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/ip/imem/synth/imem.vhd -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/alu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/cpu.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/decoder_control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/decoder_control.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/divider.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/divider.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/dmem.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/imem.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/pc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/pc.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/regfile.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/sccomp_dataflow.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/sccomp_dataflow.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/seg7x16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/seg7x16.v -------------------------------------------------------------------------------- /cpu31.srcs/sources_1/new/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31.srcs/sources_1/new/top.v -------------------------------------------------------------------------------- /cpu31通路图.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu31通路图.png -------------------------------------------------------------------------------- /cpu54.srcs/sim_1/new/cpu_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sim_1/new/cpu_tb.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.mif -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.veo -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.vho -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xml -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_stub.vhdl -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0.vhd -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/doc/dist_mem_gen_v8_0_changelog.txt -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/add_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/add_8.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/alu.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/clz.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/clz.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/cp0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/cp0.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/cpu.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/decoder_control.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/decoder_control.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/div.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/divu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/divu.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/dmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/dmem.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/imem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/imem.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/mul_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/mul_8.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/mult.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/mult.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/multu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/multu.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/pc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/pc.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/regfile.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/regfile.v -------------------------------------------------------------------------------- /cpu54.srcs/sources_1/new/sccomp_dataflow.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54.srcs/sources_1/new/sccomp_dataflow.v -------------------------------------------------------------------------------- /cpu54通路图.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/coder-gx/CPU31-CPU54/HEAD/cpu54通路图.png --------------------------------------------------------------------------------