├── .github └── workflows │ └── regression-tests.yml ├── .gitignore ├── .test_durations ├── AUTHORS ├── COPYING ├── README.md ├── example ├── 520N_MX │ └── fpga_10g │ │ ├── README.md │ │ ├── common │ │ └── quartus_pro.mk │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ ├── eth_xcvr.tcl │ │ ├── eth_xcvr_pll.tcl │ │ ├── eth_xcvr_reset.tcl │ │ └── reset_release.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_quad_wrapper.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ADM_PCIE_9V3 │ ├── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ └── Makefile │ │ ├── ip │ │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── eth_xcvr_phy_wrapper.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_25g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ATLYS │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── clock.ucf │ │ ├── common │ │ └── xilinx.mk │ │ ├── fpga.ucf │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── AU200 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── AU250 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── AU280 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── AU50 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── Arty │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── C10LP │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── quartus.mk │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── DE2-115 │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── quartus.mk │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── hex_display.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── DE5-Net │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── altera.mk │ │ ├── cores │ │ ├── Makefile │ │ ├── phy.v │ │ └── phy_reconfig.v │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── i2c_master.v │ │ ├── si570_i2c_init.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ExaNIC_X10 │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ExaNIC_X25 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── HTG9200 │ └── fpga_10g │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── Si5341-RevD-fpga-161-osc-Registers.txt │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── i2c_master.v │ │ ├── si5341_i2c_init.py │ │ ├── si5341_i2c_init.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── HXT100G │ ├── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── xilinx.mk │ │ ├── coregen │ │ │ ├── Makefile │ │ │ ├── coregen.cgp │ │ │ ├── ten_gig_eth_pcs_pma_v2_6.xco │ │ │ └── ten_gig_eth_pcs_pma_v2_6_v6gth_wrapper.xco │ │ ├── fpga.ucf │ │ ├── fpga │ │ │ └── Makefile │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── eth_gth_phy_quad.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ ├── gth_i2c_init.v │ │ │ ├── i2c_master.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_cxpt16 │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── xilinx.mk │ │ ├── coregen │ │ ├── Makefile │ │ ├── coregen.cgp │ │ ├── ten_gig_eth_pcs_pma_v2_6.xco │ │ └── ten_gig_eth_pcs_pma_v2_6_v6gth_wrapper.xco │ │ ├── fpga.ucf │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_gth_phy_quad.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── gth_i2c_init.v │ │ ├── i2c_master.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── KC705 │ ├── fpga_gmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── clock.xdc │ │ ├── common │ │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ └── Makefile │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ ├── fpga_rgmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── vivado.mk │ │ ├── eth.xdc │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ ├── Makefile │ │ │ └── generate_bit_iodelay.tcl │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_sgmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ML605 │ ├── fpga_gmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── clock.ucf │ │ ├── common │ │ │ └── xilinx.mk │ │ ├── fpga.ucf │ │ ├── fpga_130t │ │ │ └── Makefile │ │ ├── fpga_240t │ │ │ └── Makefile │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ ├── fpga_rgmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── clock.ucf │ │ ├── common │ │ │ └── xilinx.mk │ │ ├── fpga.ucf │ │ ├── fpga_130t │ │ │ └── Makefile │ │ ├── fpga_240t │ │ │ └── Makefile │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_sgmii │ │ ├── Makefile │ │ ├── README.md │ │ ├── clock.ucf │ │ ├── common │ │ └── xilinx.mk │ │ ├── coregen │ │ ├── Makefile │ │ ├── coregen.cgp │ │ └── gig_eth_pcs_pma_v11_5.xco │ │ ├── fpga.ucf │ │ ├── fpga_130t │ │ └── Makefile │ │ ├── fpga_240t │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── NetFPGA_SUME │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ ├── ten_gig_eth_pcs_pma_0.tcl │ │ └── ten_gig_eth_pcs_pma_1.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── i2c_master.v │ │ └── si5324_i2c_init.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── NexysVideo │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── eth.xdc │ │ ├── fpga.xdc │ │ ├── fpga │ │ ├── Makefile │ │ └── generate_bit_iodelay.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── RV901T │ └── fpga │ │ ├── README.md │ │ ├── clock.ucf │ │ ├── common │ │ └── xilinx.mk │ │ ├── fpga.ucf │ │ ├── fpga │ │ └── Makefile │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── fpga.v │ │ └── fpga_core.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── S10DX_DK │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── quartus_pro.mk │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ ├── mac.tcl │ │ └── reset_release.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── avst2axis.v │ │ ├── axis2avst.v │ │ ├── debounce_switch.v │ │ ├── eth_mac_quad_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── sync_signal.v │ │ └── xcvr_ctrl.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── S10MX_DK │ └── fpga_10g │ │ ├── README.md │ │ ├── common │ │ └── quartus_pro.mk │ │ ├── fpga.qsf │ │ ├── fpga.sdc │ │ ├── fpga_1sm21b │ │ └── Makefile │ │ ├── fpga_1sm21c │ │ └── Makefile │ │ ├── ip │ │ ├── eth_xcvr.tcl │ │ ├── eth_xcvr_pll.tcl │ │ ├── eth_xcvr_reset.tcl │ │ └── reset_release.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── eth_xcvr_phy_quad_wrapper.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── VCU108 │ ├── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── vivado.mk │ │ ├── eth.xdc │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ └── Makefile │ │ ├── ip │ │ │ ├── eth_xcvr_gt.tcl │ │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── eth_xcvr_phy_wrapper.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_1g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── eth.xdc │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── VCU118 │ ├── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ └── Makefile │ │ ├── ip │ │ │ ├── eth_xcvr_gt.tcl │ │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── eth_xcvr_phy_wrapper.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ ├── mdio_master.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ ├── fpga_1g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ │ └── Makefile │ │ ├── ip │ │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ │ └── eth │ │ ├── rtl │ │ │ ├── debounce_switch.v │ │ │ ├── fpga.v │ │ │ ├── fpga_core.v │ │ │ ├── mdio_master.v │ │ │ └── sync_signal.v │ │ └── tb │ │ │ └── fpga_core │ │ │ ├── Makefile │ │ │ └── test_fpga_core.py │ └── fpga_25g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ ├── eth_xcvr_gt.tcl │ │ └── gig_ethernet_pcs_pma_0.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ ├── mdio_master.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── VCU1525 │ └── fpga_10g │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ZCU102 │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py ├── ZCU106 │ └── fpga │ │ ├── Makefile │ │ ├── README.md │ │ ├── common │ │ └── vivado.mk │ │ ├── fpga.xdc │ │ ├── fpga │ │ └── Makefile │ │ ├── ip │ │ └── eth_xcvr_gt.tcl │ │ ├── lib │ │ └── eth │ │ ├── rtl │ │ ├── debounce_switch.v │ │ ├── eth_xcvr_phy_wrapper.v │ │ ├── fpga.v │ │ ├── fpga_core.v │ │ └── sync_signal.v │ │ └── tb │ │ └── fpga_core │ │ ├── Makefile │ │ └── test_fpga_core.py └── fb2CG │ └── fpga_10g │ ├── Makefile │ ├── README.md │ ├── common │ └── vivado.mk │ ├── fpga.xdc │ ├── fpga │ └── Makefile │ ├── ip │ └── eth_xcvr_gt.tcl │ ├── led.tcl │ ├── lib │ └── eth │ ├── rtl │ ├── eth_xcvr_phy_wrapper.v │ ├── fpga.v │ ├── fpga_core.v │ ├── led_sreg_driver.v │ └── sync_signal.v │ └── tb │ └── fpga_core │ ├── Makefile │ └── test_fpga_core.py ├── lib ├── axis │ ├── .github │ │ └── workflows │ │ │ └── regression-tests.yml │ ├── .gitignore │ ├── .test_durations │ ├── AUTHORS │ ├── COPYING │ ├── README │ ├── README.md │ ├── rtl │ │ ├── arbiter.v │ │ ├── axis_adapter.v │ │ ├── axis_arb_mux.v │ │ ├── axis_arb_mux_wrap.py │ │ ├── axis_async_fifo.v │ │ ├── axis_async_fifo_adapter.v │ │ ├── axis_broadcast.v │ │ ├── axis_broadcast_wrap.py │ │ ├── axis_cobs_decode.v │ │ ├── axis_cobs_encode.v │ │ ├── axis_crosspoint.v │ │ ├── axis_crosspoint_wrap.py │ │ ├── axis_demux.v │ │ ├── axis_demux_wrap.py │ │ ├── axis_fifo.v │ │ ├── axis_fifo_adapter.v │ │ ├── axis_frame_join.v │ │ ├── axis_frame_join_wrap.py │ │ ├── axis_frame_len.v │ │ ├── axis_frame_length_adjust.v │ │ ├── axis_frame_length_adjust_fifo.v │ │ ├── axis_ll_bridge.v │ │ ├── axis_mux.v │ │ ├── axis_mux_wrap.py │ │ ├── axis_pipeline_fifo.v │ │ ├── axis_pipeline_register.v │ │ ├── axis_ram_switch.v │ │ ├── axis_ram_switch_wrap.py │ │ ├── axis_rate_limit.v │ │ ├── axis_register.v │ │ ├── axis_srl_fifo.v │ │ ├── axis_srl_register.v │ │ ├── axis_stat_counter.v │ │ ├── axis_switch.v │ │ ├── axis_switch_wrap.py │ │ ├── axis_tap.v │ │ ├── ll_axis_bridge.v │ │ ├── priority_encoder.v │ │ └── sync_reset.v │ ├── syn │ │ ├── quartus │ │ │ ├── axis_async_fifo.sdc │ │ │ └── sync_reset.sdc │ │ ├── quartus_pro │ │ │ ├── axis_async_fifo.sdc │ │ │ └── sync_reset.sdc │ │ └── vivado │ │ │ ├── axis_async_fifo.tcl │ │ │ └── sync_reset.tcl │ ├── tb │ │ ├── Makefile │ │ ├── axis_adapter │ │ │ ├── Makefile │ │ │ └── test_axis_adapter.py │ │ ├── axis_arb_mux │ │ │ ├── Makefile │ │ │ └── test_axis_arb_mux.py │ │ ├── axis_async_fifo │ │ │ ├── Makefile │ │ │ └── test_axis_async_fifo.py │ │ ├── axis_async_fifo_adapter │ │ │ ├── Makefile │ │ │ └── test_axis_async_fifo_adapter.py │ │ ├── axis_broadcast │ │ │ ├── Makefile │ │ │ └── test_axis_broadcast.py │ │ ├── axis_cobs_decode │ │ │ ├── Makefile │ │ │ └── test_axis_cobs_decode.py │ │ ├── axis_cobs_encode │ │ │ ├── Makefile │ │ │ └── test_axis_cobs_encode.py │ │ ├── axis_demux │ │ │ ├── Makefile │ │ │ └── test_axis_demux.py │ │ ├── axis_ep.py │ │ ├── axis_fifo │ │ │ ├── Makefile │ │ │ └── test_axis_fifo.py │ │ ├── axis_fifo_adapter │ │ │ ├── Makefile │ │ │ └── test_axis_fifo_adapter.py │ │ ├── axis_frame_length_adjust │ │ │ ├── Makefile │ │ │ └── test_axis_frame_length_adjust.py │ │ ├── axis_frame_length_adjust_fifo │ │ │ ├── Makefile │ │ │ └── test_axis_frame_length_adjust_fifo.py │ │ ├── axis_mux │ │ │ ├── Makefile │ │ │ └── test_axis_mux.py │ │ ├── axis_pipeline_fifo │ │ │ ├── Makefile │ │ │ └── test_axis_pipeline_fifo.py │ │ ├── axis_pipeline_register │ │ │ ├── Makefile │ │ │ └── test_axis_pipeline_register.py │ │ ├── axis_ram_switch │ │ │ ├── Makefile │ │ │ └── test_axis_ram_switch.py │ │ ├── axis_rate_limit │ │ │ ├── Makefile │ │ │ └── test_axis_rate_limit.py │ │ ├── axis_register │ │ │ ├── Makefile │ │ │ └── test_axis_register.py │ │ ├── axis_srl_fifo │ │ │ ├── Makefile │ │ │ └── test_axis_srl_fifo.py │ │ ├── axis_srl_register │ │ │ ├── Makefile │ │ │ └── test_axis_srl_register.py │ │ ├── axis_switch │ │ │ ├── Makefile │ │ │ └── test_axis_switch.py │ │ ├── ll_ep.py │ │ ├── test_arbiter.py │ │ ├── test_arbiter.v │ │ ├── test_arbiter_rr.py │ │ ├── test_arbiter_rr.v │ │ ├── test_axis_adapter_64_8.py │ │ ├── test_axis_adapter_64_8.v │ │ ├── test_axis_adapter_8_64.py │ │ ├── test_axis_adapter_8_64.v │ │ ├── test_axis_arb_mux_4.py │ │ ├── test_axis_arb_mux_4.v │ │ ├── test_axis_arb_mux_4_64.py │ │ ├── test_axis_arb_mux_4_64.v │ │ ├── test_axis_async_fifo.py │ │ ├── test_axis_async_fifo.v │ │ ├── test_axis_async_fifo_64.py │ │ ├── test_axis_async_fifo_64.v │ │ ├── test_axis_async_fifo_adapter_64_8.py │ │ ├── test_axis_async_fifo_adapter_64_8.v │ │ ├── test_axis_async_fifo_adapter_8_64.py │ │ ├── test_axis_async_fifo_adapter_8_64.v │ │ ├── test_axis_async_frame_fifo.py │ │ ├── test_axis_async_frame_fifo.v │ │ ├── test_axis_async_frame_fifo_64.py │ │ ├── test_axis_async_frame_fifo_64.v │ │ ├── test_axis_broadcast_4.py │ │ ├── test_axis_broadcast_4.v │ │ ├── test_axis_cobs_decode.py │ │ ├── test_axis_cobs_decode.v │ │ ├── test_axis_cobs_encode.py │ │ ├── test_axis_cobs_encode.v │ │ ├── test_axis_cobs_encode_zero_frame.py │ │ ├── test_axis_cobs_encode_zero_frame.v │ │ ├── test_axis_crosspoint_4x4.py │ │ ├── test_axis_crosspoint_4x4.v │ │ ├── test_axis_crosspoint_4x4_64.py │ │ ├── test_axis_crosspoint_4x4_64.v │ │ ├── test_axis_demux_4.py │ │ ├── test_axis_demux_4.v │ │ ├── test_axis_demux_4_64.py │ │ ├── test_axis_demux_4_64.v │ │ ├── test_axis_fifo.py │ │ ├── test_axis_fifo.v │ │ ├── test_axis_fifo_64.py │ │ ├── test_axis_fifo_64.v │ │ ├── test_axis_fifo_adapter_64_8.py │ │ ├── test_axis_fifo_adapter_64_8.v │ │ ├── test_axis_fifo_adapter_8_64.py │ │ ├── test_axis_fifo_adapter_8_64.v │ │ ├── test_axis_frame_fifo.py │ │ ├── test_axis_frame_fifo.v │ │ ├── test_axis_frame_fifo_64.py │ │ ├── test_axis_frame_fifo_64.v │ │ ├── test_axis_frame_join_4.py │ │ ├── test_axis_frame_join_4.v │ │ ├── test_axis_frame_len_64.py │ │ ├── test_axis_frame_len_64.v │ │ ├── test_axis_frame_len_8.py │ │ ├── test_axis_frame_len_8.v │ │ ├── test_axis_frame_length_adjust_64.py │ │ ├── test_axis_frame_length_adjust_64.v │ │ ├── test_axis_frame_length_adjust_8.py │ │ ├── test_axis_frame_length_adjust_8.v │ │ ├── test_axis_frame_length_adjust_fifo.py │ │ ├── test_axis_frame_length_adjust_fifo.v │ │ ├── test_axis_frame_length_adjust_fifo_64.py │ │ ├── test_axis_frame_length_adjust_fifo_64.v │ │ ├── test_axis_ll_bridge.py │ │ ├── test_axis_ll_bridge.v │ │ ├── test_axis_mux_4.py │ │ ├── test_axis_mux_4.v │ │ ├── test_axis_mux_4_64.py │ │ ├── test_axis_mux_4_64.v │ │ ├── test_axis_ram_switch_1x4_256_64.py │ │ ├── test_axis_ram_switch_1x4_256_64.v │ │ ├── test_axis_ram_switch_4x1_64_256.py │ │ ├── test_axis_ram_switch_4x1_64_256.v │ │ ├── test_axis_ram_switch_4x4_64_64.py │ │ ├── test_axis_ram_switch_4x4_64_64.v │ │ ├── test_axis_rate_limit.py │ │ ├── test_axis_rate_limit.v │ │ ├── test_axis_rate_limit_64.py │ │ ├── test_axis_rate_limit_64.v │ │ ├── test_axis_register.py │ │ ├── test_axis_register.v │ │ ├── test_axis_register_64.py │ │ ├── test_axis_register_64.v │ │ ├── test_axis_srl_fifo.py │ │ ├── test_axis_srl_fifo.v │ │ ├── test_axis_srl_fifo_64.py │ │ ├── test_axis_srl_fifo_64.v │ │ ├── test_axis_srl_register.py │ │ ├── test_axis_srl_register.v │ │ ├── test_axis_srl_register_64.py │ │ ├── test_axis_srl_register_64.v │ │ ├── test_axis_stat_counter.py │ │ ├── test_axis_stat_counter.v │ │ ├── test_axis_switch_4x4.py │ │ ├── test_axis_switch_4x4.v │ │ ├── test_axis_switch_4x4_64.py │ │ ├── test_axis_switch_4x4_64.v │ │ ├── test_axis_tap.py │ │ ├── test_axis_tap.v │ │ ├── test_axis_tap_64.py │ │ ├── test_axis_tap_64.v │ │ ├── test_ll_axis_bridge.py │ │ ├── test_ll_axis_bridge.v │ │ ├── test_priority_encoder.py │ │ └── test_priority_encoder.v │ └── tox.ini └── update-axis.sh ├── rtl ├── arp.v ├── arp_cache.v ├── arp_eth_rx.v ├── arp_eth_tx.v ├── axis_baser_rx_64.v ├── axis_baser_tx_64.v ├── axis_eth_fcs.v ├── axis_eth_fcs_check.v ├── axis_eth_fcs_check_64.v ├── axis_eth_fcs_insert.v ├── axis_eth_fcs_insert_64.v ├── axis_gmii_rx.v ├── axis_gmii_tx.v ├── axis_xgmii_rx_32.v ├── axis_xgmii_rx_64.v ├── axis_xgmii_tx_32.v ├── axis_xgmii_tx_64.v ├── eth_arb_mux.v ├── eth_axis_rx.v ├── eth_axis_tx.v ├── eth_demux.v ├── eth_mac_10g.v ├── eth_mac_10g_fifo.v ├── eth_mac_1g.v ├── eth_mac_1g_fifo.v ├── eth_mac_1g_gmii.v ├── eth_mac_1g_gmii_fifo.v ├── eth_mac_1g_rgmii.v ├── eth_mac_1g_rgmii_fifo.v ├── eth_mac_mii.v ├── eth_mac_mii_fifo.v ├── eth_mac_phy_10g.v ├── eth_mac_phy_10g_fifo.v ├── eth_mac_phy_10g_rx.v ├── eth_mac_phy_10g_tx.v ├── eth_mux.v ├── eth_phy_10g.v ├── eth_phy_10g_rx.v ├── eth_phy_10g_rx_ber_mon.v ├── eth_phy_10g_rx_frame_sync.v ├── eth_phy_10g_rx_if.v ├── eth_phy_10g_rx_watchdog.v ├── eth_phy_10g_tx.v ├── eth_phy_10g_tx_if.v ├── gmii_phy_if.v ├── iddr.v ├── ip.v ├── ip_64.v ├── ip_arb_mux.v ├── ip_complete.v ├── ip_complete_64.v ├── ip_demux.v ├── ip_eth_rx.v ├── ip_eth_rx_64.v ├── ip_eth_tx.v ├── ip_eth_tx_64.v ├── ip_mux.v ├── lfsr.v ├── mii_phy_if.v ├── oddr.v ├── ptp_clock.v ├── ptp_clock_cdc.v ├── ptp_perout.v ├── ptp_tag_insert.v ├── ptp_ts_extract.v ├── rgmii_phy_if.v ├── ssio_ddr_in.v ├── ssio_ddr_in_diff.v ├── ssio_ddr_out.v ├── ssio_ddr_out_diff.v ├── ssio_sdr_in.v ├── ssio_sdr_in_diff.v ├── ssio_sdr_out.v ├── ssio_sdr_out_diff.v ├── udp.v ├── udp_64.v ├── udp_arb_mux.v ├── udp_checksum_gen.v ├── udp_checksum_gen_64.v ├── udp_complete.v ├── udp_complete_64.v ├── udp_demux.v ├── udp_ip_rx.v ├── udp_ip_rx_64.v ├── udp_ip_tx.v ├── udp_ip_tx_64.v ├── udp_mux.v ├── xgmii_baser_dec_64.v ├── xgmii_baser_enc_64.v ├── xgmii_deinterleave.v └── xgmii_interleave.v ├── scripts ├── dev-netns-shell.sh └── udp_test.py ├── syn ├── quartus │ ├── eth_mac_1g_gmii.sdc │ ├── eth_mac_1g_rgmii.sdc │ ├── gmii_phy_if.sdc │ ├── mii_phy_if.sdc │ ├── rgmii_io.sdc │ └── rgmii_phy_if.sdc ├── quartus_pro │ ├── eth_mac_1g_gmii.sdc │ ├── eth_mac_1g_rgmii.sdc │ ├── eth_mac_fifo.sdc │ ├── gmii_phy_if.sdc │ ├── mii_phy_if.sdc │ └── rgmii_phy_if.sdc └── vivado │ ├── eth_mac_1g_gmii.tcl │ ├── eth_mac_1g_rgmii.tcl │ ├── eth_mac_fifo.tcl │ ├── gmii_phy_if.tcl │ ├── mii_phy_if.tcl │ ├── ptp_clock_cdc.tcl │ └── rgmii_phy_if.tcl ├── tb ├── arp │ ├── Makefile │ └── test_arp.py ├── arp_cache │ ├── Makefile │ └── test_arp_cache.py ├── arp_ep.py ├── arp_eth_rx │ ├── Makefile │ └── test_arp_eth_rx.py ├── arp_eth_tx │ ├── Makefile │ └── test_arp_eth_tx.py ├── axis_baser_rx_64 │ ├── Makefile │ ├── baser.py │ └── test_axis_baser_rx_64.py ├── axis_baser_tx_64 │ ├── Makefile │ ├── baser.py │ └── test_axis_baser_tx_64.py ├── axis_ep.py ├── axis_gmii_rx │ ├── Makefile │ └── test_axis_gmii_rx.py ├── axis_gmii_tx │ ├── Makefile │ └── test_axis_gmii_tx.py ├── axis_xgmii_rx_32 │ ├── Makefile │ └── test_axis_xgmii_rx_32.py ├── axis_xgmii_rx_64 │ ├── Makefile │ └── test_axis_xgmii_rx_64.py ├── axis_xgmii_tx_32 │ ├── Makefile │ └── test_axis_xgmii_tx_32.py ├── axis_xgmii_tx_64 │ ├── Makefile │ └── test_axis_xgmii_tx_64.py ├── baser.py ├── baser_serdes_ep.py ├── eth_axis_rx │ ├── Makefile │ └── test_eth_axis_rx.py ├── eth_axis_tx │ ├── Makefile │ └── test_eth_axis_tx.py ├── eth_ep.py ├── eth_mac_10g │ ├── Makefile │ └── test_eth_mac_10g.py ├── eth_mac_10g_fifo │ ├── Makefile │ └── test_eth_mac_10g_fifo.py ├── eth_mac_1g │ ├── Makefile │ └── test_eth_mac_1g.py ├── eth_mac_1g_fifo │ ├── Makefile │ └── test_eth_mac_1g_fifo.py ├── eth_mac_1g_gmii │ ├── Makefile │ └── test_eth_mac_1g_gmii.py ├── eth_mac_1g_gmii_fifo │ ├── Makefile │ └── test_eth_mac_1g_gmii_fifo.py ├── eth_mac_1g_rgmii │ ├── Makefile │ └── test_eth_mac_1g_rgmii.py ├── eth_mac_1g_rgmii_fifo │ ├── Makefile │ └── test_eth_mac_1g_rgmii_fifo.py ├── eth_mac_mii │ ├── Makefile │ └── test_eth_mac_mii.py ├── eth_mac_mii_fifo │ ├── Makefile │ └── test_eth_mac_mii_fifo.py ├── eth_mac_phy_10g │ ├── Makefile │ ├── baser.py │ └── test_eth_mac_phy_10g.py ├── eth_mac_phy_10g_fifo │ ├── Makefile │ ├── baser.py │ └── test_eth_mac_phy_10g_fifo.py ├── eth_phy_10g │ ├── Makefile │ ├── baser.py │ └── test_eth_phy_10g.py ├── gmii_ep.py ├── ip_ep.py ├── mii_ep.py ├── ptp.py ├── ptp_clock │ ├── Makefile │ └── test_ptp_clock.py ├── ptp_clock_cdc │ ├── Makefile │ └── test_ptp_clock_cdc.py ├── ptp_perout │ ├── Makefile │ └── test_ptp_perout.py ├── rgmii_ep.py ├── test_arp.py ├── test_arp.v ├── test_arp_64.py ├── test_arp_64.v ├── test_arp_cache.py ├── test_arp_cache.v ├── test_arp_eth_rx.py ├── test_arp_eth_rx.v ├── test_arp_eth_rx_64.py ├── test_arp_eth_rx_64.v ├── test_arp_eth_tx.py ├── test_arp_eth_tx.v ├── test_arp_eth_tx_64.py ├── test_arp_eth_tx_64.v ├── test_axis_baser_rx_64.py ├── test_axis_baser_rx_64.v ├── test_axis_baser_tx_64.py ├── test_axis_baser_tx_64.v ├── test_axis_eth_fcs.py ├── test_axis_eth_fcs.v ├── test_axis_eth_fcs_64.py ├── test_axis_eth_fcs_64.v ├── test_axis_eth_fcs_check.py ├── test_axis_eth_fcs_check.v ├── test_axis_eth_fcs_check_64.py ├── test_axis_eth_fcs_check_64.v ├── test_axis_eth_fcs_insert.py ├── test_axis_eth_fcs_insert.v ├── test_axis_eth_fcs_insert_64.py ├── test_axis_eth_fcs_insert_64.v ├── test_axis_eth_fcs_insert_64_pad.py ├── test_axis_eth_fcs_insert_64_pad.v ├── test_axis_eth_fcs_insert_pad.py ├── test_axis_eth_fcs_insert_pad.v ├── test_axis_gmii_rx.py ├── test_axis_gmii_rx.v ├── test_axis_gmii_tx.py ├── test_axis_gmii_tx.v ├── test_axis_xgmii_rx_32.py ├── test_axis_xgmii_rx_32.v ├── test_axis_xgmii_rx_64.py ├── test_axis_xgmii_rx_64.v ├── test_axis_xgmii_tx_32.py ├── test_axis_xgmii_tx_32.v ├── test_axis_xgmii_tx_64.py ├── test_axis_xgmii_tx_64.v ├── test_eth_arb_mux_4.py ├── test_eth_arb_mux_4.v ├── test_eth_arb_mux_64_4.py ├── test_eth_arb_mux_64_4.v ├── test_eth_axis_rx.py ├── test_eth_axis_rx.v ├── test_eth_axis_rx_64.py ├── test_eth_axis_rx_64.v ├── test_eth_axis_tx.py ├── test_eth_axis_tx.v ├── test_eth_axis_tx_64.py ├── test_eth_axis_tx_64.v ├── test_eth_demux_4.py ├── test_eth_demux_4.v ├── test_eth_demux_64_4.py ├── test_eth_demux_64_4.v ├── test_eth_mac_10g_32.py ├── test_eth_mac_10g_32.v ├── test_eth_mac_10g_64.py ├── test_eth_mac_10g_64.v ├── test_eth_mac_10g_fifo_32.py ├── test_eth_mac_10g_fifo_32.v ├── test_eth_mac_10g_fifo_64.py ├── test_eth_mac_10g_fifo_64.v ├── test_eth_mac_10g_fifo_ptp_32.py ├── test_eth_mac_10g_fifo_ptp_32.v ├── test_eth_mac_10g_fifo_ptp_64.py ├── test_eth_mac_10g_fifo_ptp_64.v ├── test_eth_mac_1g.py ├── test_eth_mac_1g.v ├── test_eth_mac_1g_fifo.py ├── test_eth_mac_1g_fifo.v ├── test_eth_mac_1g_gmii.py ├── test_eth_mac_1g_gmii.v ├── test_eth_mac_1g_gmii_fifo.py ├── test_eth_mac_1g_gmii_fifo.v ├── test_eth_mac_1g_rgmii.py ├── test_eth_mac_1g_rgmii.v ├── test_eth_mac_1g_rgmii_fifo.py ├── test_eth_mac_1g_rgmii_fifo.v ├── test_eth_mac_mii.py ├── test_eth_mac_mii.v ├── test_eth_mac_mii_fifo.py ├── test_eth_mac_mii_fifo.v ├── test_eth_mac_phy_10g.py ├── test_eth_mac_phy_10g.v ├── test_eth_mac_phy_10g_fifo.py ├── test_eth_mac_phy_10g_fifo.v ├── test_eth_mac_phy_10g_fifo_ptp.py ├── test_eth_mac_phy_10g_fifo_ptp.v ├── test_eth_mux_4.py ├── test_eth_mux_4.v ├── test_eth_mux_64_4.py ├── test_eth_mux_64_4.v ├── test_eth_phy_10g_64.py ├── test_eth_phy_10g_64.v ├── test_eth_phy_10g_rx_64.py ├── test_eth_phy_10g_rx_64.v ├── test_eth_phy_10g_tx_64.py ├── test_eth_phy_10g_tx_64.v ├── test_ip.py ├── test_ip.v ├── test_ip_64.py ├── test_ip_64.v ├── test_ip_arb_mux_4.py ├── test_ip_arb_mux_4.v ├── test_ip_arb_mux_64_4.py ├── test_ip_arb_mux_64_4.v ├── test_ip_complete.py ├── test_ip_complete.v ├── test_ip_complete_64.py ├── test_ip_complete_64.v ├── test_ip_demux_4.py ├── test_ip_demux_4.v ├── test_ip_demux_64_4.py ├── test_ip_demux_64_4.v ├── test_ip_eth_rx.py ├── test_ip_eth_rx.v ├── test_ip_eth_rx_64.py ├── test_ip_eth_rx_64.v ├── test_ip_eth_tx.py ├── test_ip_eth_tx.v ├── test_ip_eth_tx_64.py ├── test_ip_eth_tx_64.v ├── test_ip_mux_4.py ├── test_ip_mux_4.v ├── test_ip_mux_64_4.py ├── test_ip_mux_64_4.v ├── test_ptp_clock.py ├── test_ptp_clock.v ├── test_ptp_clock_cdc_64.py ├── test_ptp_clock_cdc_64.v ├── test_ptp_clock_cdc_96.py ├── test_ptp_clock_cdc_96.v ├── test_ptp_perout.py ├── test_ptp_perout.v ├── test_udp.py ├── test_udp.v ├── test_udp_64.py ├── test_udp_64.v ├── test_udp_arb_mux_4.py ├── test_udp_arb_mux_4.v ├── test_udp_arb_mux_64_4.py ├── test_udp_arb_mux_64_4.v ├── test_udp_checksum_gen.py ├── test_udp_checksum_gen.v ├── test_udp_checksum_gen_64.py ├── test_udp_checksum_gen_64.v ├── test_udp_complete.py ├── test_udp_complete.v ├── test_udp_complete_64.py ├── test_udp_complete_64.v ├── test_udp_demux_4.py ├── test_udp_demux_4.v ├── test_udp_demux_64_4.py ├── test_udp_demux_64_4.v ├── test_udp_ip_rx.py ├── test_udp_ip_rx.v ├── test_udp_ip_rx_64.py ├── test_udp_ip_rx_64.v ├── test_udp_ip_tx.py ├── test_udp_ip_tx.v ├── test_udp_ip_tx_64.py ├── test_udp_ip_tx_64.v ├── test_udp_mux_4.py ├── test_udp_mux_4.v ├── test_udp_mux_64_4.py ├── test_udp_mux_64_4.v ├── test_xgmii_baser_dec_64.py ├── test_xgmii_baser_dec_64.v ├── test_xgmii_baser_enc_64.py ├── test_xgmii_baser_enc_64.v ├── udp_ep.py ├── xgmii_baser_dec_64 │ ├── Makefile │ ├── baser.py │ └── test_xgmii_baser_dec_64.py ├── xgmii_baser_enc_64 │ ├── Makefile │ ├── baser.py │ └── test_xgmii_baser_enc_64.py └── xgmii_ep.py └── tox.ini /.github/workflows/regression-tests.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/.github/workflows/regression-tests.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/.gitignore -------------------------------------------------------------------------------- /.test_durations: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/.test_durations -------------------------------------------------------------------------------- /AUTHORS: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/AUTHORS -------------------------------------------------------------------------------- /COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/COPYING -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/README.md -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/README.md -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/fpga.qsf -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/fpga.sdc -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/ip/eth_xcvr.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/ip/eth_xcvr.tcl -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/520N_MX/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/520N_MX/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_10g/README.md -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_25g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_25g/Makefile -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_25g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_25g/README.md -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_25g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_25g/fpga.xdc -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_25g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v -------------------------------------------------------------------------------- /example/ATLYS/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/Makefile -------------------------------------------------------------------------------- /example/ATLYS/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/README.md -------------------------------------------------------------------------------- /example/ATLYS/fpga/clock.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/clock.ucf -------------------------------------------------------------------------------- /example/ATLYS/fpga/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/common/xilinx.mk -------------------------------------------------------------------------------- /example/ATLYS/fpga/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/fpga.ucf -------------------------------------------------------------------------------- /example/ATLYS/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/ATLYS/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ATLYS/fpga/rtl/debounce_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/rtl/debounce_switch.v -------------------------------------------------------------------------------- /example/ATLYS/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/ATLYS/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ATLYS/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ATLYS/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ATLYS/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/AU200/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/AU200/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/README.md -------------------------------------------------------------------------------- /example/AU200/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/AU200/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/AU200/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/AU200/fpga_10g/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/AU200/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/AU200/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/AU200/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/AU200/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU200/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/AU250/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/AU250/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/README.md -------------------------------------------------------------------------------- /example/AU250/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/AU250/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/AU250/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/AU250/fpga_10g/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/AU250/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/AU250/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/AU250/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/AU250/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU250/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/AU280/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/AU280/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/README.md -------------------------------------------------------------------------------- /example/AU280/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/AU280/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/AU280/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/AU280/fpga_10g/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/AU280/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/AU280/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/AU280/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/AU280/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU280/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/AU50/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/AU50/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/README.md -------------------------------------------------------------------------------- /example/AU50/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/AU50/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/AU50/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/AU50/fpga_10g/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/AU50/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/AU50/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/AU50/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/AU50/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/AU50/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/Arty/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/Makefile -------------------------------------------------------------------------------- /example/Arty/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/README.md -------------------------------------------------------------------------------- /example/Arty/fpga/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/common/vivado.mk -------------------------------------------------------------------------------- /example/Arty/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/Arty/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/Arty/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/Arty/fpga/rtl/debounce_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/rtl/debounce_switch.v -------------------------------------------------------------------------------- /example/Arty/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/Arty/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/Arty/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/Arty/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/Arty/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/C10LP/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/Makefile -------------------------------------------------------------------------------- /example/C10LP/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/README.md -------------------------------------------------------------------------------- /example/C10LP/fpga/common/quartus.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/common/quartus.mk -------------------------------------------------------------------------------- /example/C10LP/fpga/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/fpga.qsf -------------------------------------------------------------------------------- /example/C10LP/fpga/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/fpga.sdc -------------------------------------------------------------------------------- /example/C10LP/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/C10LP/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/C10LP/fpga/rtl/debounce_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/rtl/debounce_switch.v -------------------------------------------------------------------------------- /example/C10LP/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/C10LP/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/C10LP/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/C10LP/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/C10LP/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/DE2-115/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/Makefile -------------------------------------------------------------------------------- /example/DE2-115/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/README.md -------------------------------------------------------------------------------- /example/DE2-115/fpga/common/quartus.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/common/quartus.mk -------------------------------------------------------------------------------- /example/DE2-115/fpga/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/fpga.qsf -------------------------------------------------------------------------------- /example/DE2-115/fpga/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/fpga.sdc -------------------------------------------------------------------------------- /example/DE2-115/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/DE2-115/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/DE2-115/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/DE2-115/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/DE2-115/fpga/rtl/hex_display.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/rtl/hex_display.v -------------------------------------------------------------------------------- /example/DE2-115/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE2-115/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/Makefile -------------------------------------------------------------------------------- /example/DE5-Net/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/README.md -------------------------------------------------------------------------------- /example/DE5-Net/fpga/common/altera.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/common/altera.mk -------------------------------------------------------------------------------- /example/DE5-Net/fpga/cores/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/cores/Makefile -------------------------------------------------------------------------------- /example/DE5-Net/fpga/cores/phy.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/cores/phy.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/cores/phy_reconfig.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/cores/phy_reconfig.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/fpga.qsf -------------------------------------------------------------------------------- /example/DE5-Net/fpga/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/fpga.sdc -------------------------------------------------------------------------------- /example/DE5-Net/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/DE5-Net/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/DE5-Net/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/rtl/i2c_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/rtl/i2c_master.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/rtl/si570_i2c_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/rtl/si570_i2c_init.v -------------------------------------------------------------------------------- /example/DE5-Net/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/DE5-Net/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/Makefile -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/README.md -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/common/vivado.mk -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ExaNIC_X10/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X10/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X25/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X25/fpga_10g/README.md -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X25/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X25/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ExaNIC_X25/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ExaNIC_X25/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/README.md -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/HTG9200/fpga_10g/rtl/i2c_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HTG9200/fpga_10g/rtl/i2c_master.v -------------------------------------------------------------------------------- /example/HXT100G/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/Makefile -------------------------------------------------------------------------------- /example/HXT100G/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/README.md -------------------------------------------------------------------------------- /example/HXT100G/fpga/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/common/xilinx.mk -------------------------------------------------------------------------------- /example/HXT100G/fpga/coregen/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/coregen/Makefile -------------------------------------------------------------------------------- /example/HXT100G/fpga/coregen/coregen.cgp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/coregen/coregen.cgp -------------------------------------------------------------------------------- /example/HXT100G/fpga/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/fpga.ucf -------------------------------------------------------------------------------- /example/HXT100G/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/HXT100G/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/HXT100G/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/HXT100G/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/HXT100G/fpga/rtl/gth_i2c_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/rtl/gth_i2c_init.v -------------------------------------------------------------------------------- /example/HXT100G/fpga/rtl/i2c_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/rtl/i2c_master.v -------------------------------------------------------------------------------- /example/HXT100G/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga_cxpt16/Makefile -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga_cxpt16/README.md -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga_cxpt16/fpga.ucf -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga_cxpt16/fpga/Makefile -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/HXT100G/fpga_cxpt16/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/HXT100G/fpga_cxpt16/rtl/fpga.v -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/README.md -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/clock.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/clock.xdc -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/common/vivado.mk -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/fpga.xdc -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/fpga/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/KC705/fpga_gmii/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_gmii/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/README.md -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/common/vivado.mk -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/eth.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/eth.xdc -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/fpga.xdc -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/fpga/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/KC705/fpga_rgmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_rgmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/README.md -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/common/vivado.mk -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/fpga.xdc -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/fpga/Makefile -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/KC705/fpga_sgmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/KC705/fpga_sgmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/Makefile -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/README.md -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/clock.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/clock.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/common/xilinx.mk -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/fpga.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ML605/fpga_gmii/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_gmii/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/Makefile -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/README.md -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/clock.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/clock.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/common/xilinx.mk -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/fpga.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/ML605/fpga_rgmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_rgmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/Makefile -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/README.md -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/clock.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/clock.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/common/xilinx.mk -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/coregen/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/coregen/Makefile -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/fpga.ucf -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/rtl/fpga.v -------------------------------------------------------------------------------- /example/ML605/fpga_sgmii/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ML605/fpga_sgmii/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/Makefile -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/README.md -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/NetFPGA_SUME/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NetFPGA_SUME/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/NexysVideo/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/Makefile -------------------------------------------------------------------------------- /example/NexysVideo/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/README.md -------------------------------------------------------------------------------- /example/NexysVideo/fpga/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/common/vivado.mk -------------------------------------------------------------------------------- /example/NexysVideo/fpga/eth.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/eth.xdc -------------------------------------------------------------------------------- /example/NexysVideo/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/NexysVideo/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/NexysVideo/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/NexysVideo/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/NexysVideo/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/NexysVideo/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/NexysVideo/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/RV901T/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/README.md -------------------------------------------------------------------------------- /example/RV901T/fpga/clock.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/clock.ucf -------------------------------------------------------------------------------- /example/RV901T/fpga/common/xilinx.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/common/xilinx.mk -------------------------------------------------------------------------------- /example/RV901T/fpga/fpga.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/fpga.ucf -------------------------------------------------------------------------------- /example/RV901T/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/RV901T/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/RV901T/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/RV901T/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/RV901T/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/RV901T/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/README.md -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/fpga.qsf -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/fpga.sdc -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/ip/mac.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/ip/mac.tcl -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/rtl/avst2axis.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/rtl/avst2axis.v -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/rtl/axis2avst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/rtl/axis2avst.v -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/S10DX_DK/fpga_10g/rtl/xcvr_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10DX_DK/fpga_10g/rtl/xcvr_ctrl.v -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/README.md -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/fpga.qsf -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/fpga.sdc -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/ip/eth_xcvr.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/ip/eth_xcvr.tcl -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/S10MX_DK/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/S10MX_DK/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/README.md -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/eth.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/eth.xdc -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU108/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/Makefile -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/README.md -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/eth.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/eth.xdc -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU108/fpga_1g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU108/fpga_1g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/README.md -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/rtl/mdio_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/rtl/mdio_master.v -------------------------------------------------------------------------------- /example/VCU118/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/README.md -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/rtl/mdio_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/rtl/mdio_master.v -------------------------------------------------------------------------------- /example/VCU118/fpga_1g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_1g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/README.md -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/rtl/mdio_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/rtl/mdio_master.v -------------------------------------------------------------------------------- /example/VCU118/fpga_25g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU118/fpga_25g/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/README.md -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/VCU1525/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/VCU1525/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ZCU102/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/Makefile -------------------------------------------------------------------------------- /example/ZCU102/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/README.md -------------------------------------------------------------------------------- /example/ZCU102/fpga/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/common/vivado.mk -------------------------------------------------------------------------------- /example/ZCU102/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/ZCU102/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/ZCU102/fpga/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/ZCU102/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ZCU102/fpga/rtl/debounce_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/rtl/debounce_switch.v -------------------------------------------------------------------------------- /example/ZCU102/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/ZCU102/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ZCU102/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ZCU102/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU102/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/ZCU106/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/Makefile -------------------------------------------------------------------------------- /example/ZCU106/fpga/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/README.md -------------------------------------------------------------------------------- /example/ZCU106/fpga/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/common/vivado.mk -------------------------------------------------------------------------------- /example/ZCU106/fpga/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/fpga.xdc -------------------------------------------------------------------------------- /example/ZCU106/fpga/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/fpga/Makefile -------------------------------------------------------------------------------- /example/ZCU106/fpga/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/ZCU106/fpga/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/ZCU106/fpga/rtl/debounce_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/rtl/debounce_switch.v -------------------------------------------------------------------------------- /example/ZCU106/fpga/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/rtl/fpga.v -------------------------------------------------------------------------------- /example/ZCU106/fpga/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/ZCU106/fpga/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/rtl/sync_signal.v -------------------------------------------------------------------------------- /example/ZCU106/fpga/tb/fpga_core/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/ZCU106/fpga/tb/fpga_core/Makefile -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/Makefile -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/README.md -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/common/vivado.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/common/vivado.mk -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/fpga.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/fpga.xdc -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/fpga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/fpga/Makefile -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/ip/eth_xcvr_gt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/ip/eth_xcvr_gt.tcl -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/led.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/led.tcl -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/lib/eth: -------------------------------------------------------------------------------- 1 | ../../../../ -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/rtl/fpga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/rtl/fpga.v -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/rtl/fpga_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/rtl/fpga_core.v -------------------------------------------------------------------------------- /example/fb2CG/fpga_10g/rtl/sync_signal.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/example/fb2CG/fpga_10g/rtl/sync_signal.v -------------------------------------------------------------------------------- /lib/axis/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/.gitignore -------------------------------------------------------------------------------- /lib/axis/.test_durations: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/.test_durations -------------------------------------------------------------------------------- /lib/axis/AUTHORS: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/AUTHORS -------------------------------------------------------------------------------- /lib/axis/COPYING: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/COPYING -------------------------------------------------------------------------------- /lib/axis/README: -------------------------------------------------------------------------------- 1 | README.md -------------------------------------------------------------------------------- /lib/axis/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/README.md -------------------------------------------------------------------------------- /lib/axis/rtl/arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/arbiter.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_adapter.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_arb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_arb_mux.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_arb_mux_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_arb_mux_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_async_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_async_fifo.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_async_fifo_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_async_fifo_adapter.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_broadcast.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_broadcast.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_broadcast_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_broadcast_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_cobs_decode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_cobs_decode.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_cobs_encode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_cobs_encode.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_crosspoint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_crosspoint.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_crosspoint_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_crosspoint_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_demux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_demux.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_demux_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_demux_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_fifo.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_fifo_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_fifo_adapter.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_frame_join.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_frame_join.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_frame_join_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_frame_join_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_frame_len.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_frame_len.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_frame_length_adjust.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_frame_length_adjust.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_ll_bridge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_ll_bridge.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_mux.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_mux_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_mux_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_pipeline_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_pipeline_fifo.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_pipeline_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_pipeline_register.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_ram_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_ram_switch.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_ram_switch_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_ram_switch_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_rate_limit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_rate_limit.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_register.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_srl_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_srl_fifo.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_srl_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_srl_register.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_stat_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_stat_counter.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_switch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_switch.v -------------------------------------------------------------------------------- /lib/axis/rtl/axis_switch_wrap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_switch_wrap.py -------------------------------------------------------------------------------- /lib/axis/rtl/axis_tap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/axis_tap.v -------------------------------------------------------------------------------- /lib/axis/rtl/ll_axis_bridge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/ll_axis_bridge.v -------------------------------------------------------------------------------- /lib/axis/rtl/priority_encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/priority_encoder.v -------------------------------------------------------------------------------- /lib/axis/rtl/sync_reset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/rtl/sync_reset.v -------------------------------------------------------------------------------- /lib/axis/syn/quartus/axis_async_fifo.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/syn/quartus/axis_async_fifo.sdc -------------------------------------------------------------------------------- /lib/axis/syn/quartus/sync_reset.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/syn/quartus/sync_reset.sdc -------------------------------------------------------------------------------- /lib/axis/syn/quartus_pro/sync_reset.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/syn/quartus_pro/sync_reset.sdc -------------------------------------------------------------------------------- /lib/axis/syn/vivado/axis_async_fifo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/syn/vivado/axis_async_fifo.tcl -------------------------------------------------------------------------------- /lib/axis/syn/vivado/sync_reset.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/syn/vivado/sync_reset.tcl -------------------------------------------------------------------------------- /lib/axis/tb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_adapter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_adapter/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_arb_mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_arb_mux/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_async_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_async_fifo/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_broadcast/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_broadcast/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_cobs_decode/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_cobs_decode/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_cobs_encode/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_cobs_encode/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_demux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_demux/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_demux/test_axis_demux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_demux/test_axis_demux.py -------------------------------------------------------------------------------- /lib/axis/tb/axis_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_ep.py -------------------------------------------------------------------------------- /lib/axis/tb/axis_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_fifo/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_fifo/test_axis_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_fifo/test_axis_fifo.py -------------------------------------------------------------------------------- /lib/axis/tb/axis_fifo_adapter/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_fifo_adapter/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_mux/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_mux/test_axis_mux.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_mux/test_axis_mux.py -------------------------------------------------------------------------------- /lib/axis/tb/axis_ram_switch/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_ram_switch/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_rate_limit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_rate_limit/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_register/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_srl_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_srl_fifo/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_srl_register/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_srl_register/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/axis_switch/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/axis_switch/Makefile -------------------------------------------------------------------------------- /lib/axis/tb/ll_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/ll_ep.py -------------------------------------------------------------------------------- /lib/axis/tb/test_arbiter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_arbiter.py -------------------------------------------------------------------------------- /lib/axis/tb/test_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_arbiter.v -------------------------------------------------------------------------------- /lib/axis/tb/test_arbiter_rr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_arbiter_rr.py -------------------------------------------------------------------------------- /lib/axis/tb/test_arbiter_rr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_arbiter_rr.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_adapter_64_8.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_adapter_64_8.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_adapter_64_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_adapter_64_8.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_adapter_8_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_adapter_8_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_adapter_8_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_adapter_8_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_arb_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_arb_mux_4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_arb_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_arb_mux_4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_arb_mux_4_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_arb_mux_4_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_arb_mux_4_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_arb_mux_4_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_async_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_async_fifo.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_async_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_async_fifo.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_async_fifo_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_async_fifo_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_async_fifo_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_async_fifo_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_broadcast_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_broadcast_4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_broadcast_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_broadcast_4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_cobs_decode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_cobs_decode.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_cobs_decode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_cobs_decode.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_cobs_encode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_cobs_encode.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_cobs_encode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_cobs_encode.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_crosspoint_4x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_crosspoint_4x4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_demux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_demux_4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_demux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_demux_4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_demux_4_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_demux_4_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_demux_4_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_demux_4_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_fifo.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_fifo.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_fifo_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_fifo_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_fifo_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_fifo_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_fifo.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_fifo.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_fifo_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_fifo_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_fifo_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_fifo_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_join_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_join_4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_join_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_join_4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_len_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_len_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_len_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_len_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_len_8.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_len_8.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_frame_len_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_frame_len_8.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_ll_bridge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_ll_bridge.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_ll_bridge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_ll_bridge.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_mux_4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_mux_4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_mux_4_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_mux_4_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_mux_4_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_mux_4_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_rate_limit.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_rate_limit.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_rate_limit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_rate_limit.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_rate_limit_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_rate_limit_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_rate_limit_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_rate_limit_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_register.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_register.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_register.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_register_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_register_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_register_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_register_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_fifo.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_fifo.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_fifo_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_fifo_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_fifo_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_fifo_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_register.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_register.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_srl_register.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_srl_register.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_stat_counter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_stat_counter.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_stat_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_stat_counter.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_switch_4x4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_switch_4x4.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_switch_4x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_switch_4x4.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_switch_4x4_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_switch_4x4_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_switch_4x4_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_switch_4x4_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_tap.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_tap.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_tap.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_tap.v -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_tap_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_tap_64.py -------------------------------------------------------------------------------- /lib/axis/tb/test_axis_tap_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_axis_tap_64.v -------------------------------------------------------------------------------- /lib/axis/tb/test_ll_axis_bridge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_ll_axis_bridge.py -------------------------------------------------------------------------------- /lib/axis/tb/test_ll_axis_bridge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_ll_axis_bridge.v -------------------------------------------------------------------------------- /lib/axis/tb/test_priority_encoder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_priority_encoder.py -------------------------------------------------------------------------------- /lib/axis/tb/test_priority_encoder.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tb/test_priority_encoder.v -------------------------------------------------------------------------------- /lib/axis/tox.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/axis/tox.ini -------------------------------------------------------------------------------- /lib/update-axis.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/lib/update-axis.sh -------------------------------------------------------------------------------- /rtl/arp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/arp.v -------------------------------------------------------------------------------- /rtl/arp_cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/arp_cache.v -------------------------------------------------------------------------------- /rtl/arp_eth_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/arp_eth_rx.v -------------------------------------------------------------------------------- /rtl/arp_eth_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/arp_eth_tx.v -------------------------------------------------------------------------------- /rtl/axis_baser_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_baser_rx_64.v -------------------------------------------------------------------------------- /rtl/axis_baser_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_baser_tx_64.v -------------------------------------------------------------------------------- /rtl/axis_eth_fcs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_eth_fcs.v -------------------------------------------------------------------------------- /rtl/axis_eth_fcs_check.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_eth_fcs_check.v -------------------------------------------------------------------------------- /rtl/axis_eth_fcs_check_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_eth_fcs_check_64.v -------------------------------------------------------------------------------- /rtl/axis_eth_fcs_insert.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_eth_fcs_insert.v -------------------------------------------------------------------------------- /rtl/axis_eth_fcs_insert_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_eth_fcs_insert_64.v -------------------------------------------------------------------------------- /rtl/axis_gmii_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_gmii_rx.v -------------------------------------------------------------------------------- /rtl/axis_gmii_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_gmii_tx.v -------------------------------------------------------------------------------- /rtl/axis_xgmii_rx_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_xgmii_rx_32.v -------------------------------------------------------------------------------- /rtl/axis_xgmii_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_xgmii_rx_64.v -------------------------------------------------------------------------------- /rtl/axis_xgmii_tx_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_xgmii_tx_32.v -------------------------------------------------------------------------------- /rtl/axis_xgmii_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/axis_xgmii_tx_64.v -------------------------------------------------------------------------------- /rtl/eth_arb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_arb_mux.v -------------------------------------------------------------------------------- /rtl/eth_axis_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_axis_rx.v -------------------------------------------------------------------------------- /rtl/eth_axis_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_axis_tx.v -------------------------------------------------------------------------------- /rtl/eth_demux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_demux.v -------------------------------------------------------------------------------- /rtl/eth_mac_10g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_10g.v -------------------------------------------------------------------------------- /rtl/eth_mac_10g_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_10g_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g_gmii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g_gmii.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g_gmii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g_gmii_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g_rgmii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g_rgmii.v -------------------------------------------------------------------------------- /rtl/eth_mac_1g_rgmii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_1g_rgmii_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_mii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_mii.v -------------------------------------------------------------------------------- /rtl/eth_mac_mii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_mii_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_phy_10g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_phy_10g.v -------------------------------------------------------------------------------- /rtl/eth_mac_phy_10g_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_phy_10g_fifo.v -------------------------------------------------------------------------------- /rtl/eth_mac_phy_10g_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_phy_10g_rx.v -------------------------------------------------------------------------------- /rtl/eth_mac_phy_10g_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mac_phy_10g_tx.v -------------------------------------------------------------------------------- /rtl/eth_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_mux.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_rx.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_rx_ber_mon.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_rx_ber_mon.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_rx_frame_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_rx_frame_sync.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_rx_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_rx_if.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_rx_watchdog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_rx_watchdog.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_tx.v -------------------------------------------------------------------------------- /rtl/eth_phy_10g_tx_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/eth_phy_10g_tx_if.v -------------------------------------------------------------------------------- /rtl/gmii_phy_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/gmii_phy_if.v -------------------------------------------------------------------------------- /rtl/iddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/iddr.v -------------------------------------------------------------------------------- /rtl/ip.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip.v -------------------------------------------------------------------------------- /rtl/ip_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_64.v -------------------------------------------------------------------------------- /rtl/ip_arb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_arb_mux.v -------------------------------------------------------------------------------- /rtl/ip_complete.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_complete.v -------------------------------------------------------------------------------- /rtl/ip_complete_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_complete_64.v -------------------------------------------------------------------------------- /rtl/ip_demux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_demux.v -------------------------------------------------------------------------------- /rtl/ip_eth_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_eth_rx.v -------------------------------------------------------------------------------- /rtl/ip_eth_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_eth_rx_64.v -------------------------------------------------------------------------------- /rtl/ip_eth_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_eth_tx.v -------------------------------------------------------------------------------- /rtl/ip_eth_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_eth_tx_64.v -------------------------------------------------------------------------------- /rtl/ip_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ip_mux.v -------------------------------------------------------------------------------- /rtl/lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/lfsr.v -------------------------------------------------------------------------------- /rtl/mii_phy_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/mii_phy_if.v -------------------------------------------------------------------------------- /rtl/oddr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/oddr.v -------------------------------------------------------------------------------- /rtl/ptp_clock.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ptp_clock.v -------------------------------------------------------------------------------- /rtl/ptp_clock_cdc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ptp_clock_cdc.v -------------------------------------------------------------------------------- /rtl/ptp_perout.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ptp_perout.v -------------------------------------------------------------------------------- /rtl/ptp_tag_insert.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ptp_tag_insert.v -------------------------------------------------------------------------------- /rtl/ptp_ts_extract.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ptp_ts_extract.v -------------------------------------------------------------------------------- /rtl/rgmii_phy_if.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/rgmii_phy_if.v -------------------------------------------------------------------------------- /rtl/ssio_ddr_in.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_ddr_in.v -------------------------------------------------------------------------------- /rtl/ssio_ddr_in_diff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_ddr_in_diff.v -------------------------------------------------------------------------------- /rtl/ssio_ddr_out.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_ddr_out.v -------------------------------------------------------------------------------- /rtl/ssio_ddr_out_diff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_ddr_out_diff.v -------------------------------------------------------------------------------- /rtl/ssio_sdr_in.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_sdr_in.v -------------------------------------------------------------------------------- /rtl/ssio_sdr_in_diff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_sdr_in_diff.v -------------------------------------------------------------------------------- /rtl/ssio_sdr_out.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_sdr_out.v -------------------------------------------------------------------------------- /rtl/ssio_sdr_out_diff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/ssio_sdr_out_diff.v -------------------------------------------------------------------------------- /rtl/udp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp.v -------------------------------------------------------------------------------- /rtl/udp_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_64.v -------------------------------------------------------------------------------- /rtl/udp_arb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_arb_mux.v -------------------------------------------------------------------------------- /rtl/udp_checksum_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_checksum_gen.v -------------------------------------------------------------------------------- /rtl/udp_checksum_gen_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_checksum_gen_64.v -------------------------------------------------------------------------------- /rtl/udp_complete.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_complete.v -------------------------------------------------------------------------------- /rtl/udp_complete_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_complete_64.v -------------------------------------------------------------------------------- /rtl/udp_demux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_demux.v -------------------------------------------------------------------------------- /rtl/udp_ip_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_ip_rx.v -------------------------------------------------------------------------------- /rtl/udp_ip_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_ip_rx_64.v -------------------------------------------------------------------------------- /rtl/udp_ip_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_ip_tx.v -------------------------------------------------------------------------------- /rtl/udp_ip_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_ip_tx_64.v -------------------------------------------------------------------------------- /rtl/udp_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/udp_mux.v -------------------------------------------------------------------------------- /rtl/xgmii_baser_dec_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/xgmii_baser_dec_64.v -------------------------------------------------------------------------------- /rtl/xgmii_baser_enc_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/xgmii_baser_enc_64.v -------------------------------------------------------------------------------- /rtl/xgmii_deinterleave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/xgmii_deinterleave.v -------------------------------------------------------------------------------- /rtl/xgmii_interleave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/rtl/xgmii_interleave.v -------------------------------------------------------------------------------- /scripts/dev-netns-shell.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/scripts/dev-netns-shell.sh -------------------------------------------------------------------------------- /scripts/udp_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/scripts/udp_test.py -------------------------------------------------------------------------------- /syn/quartus/eth_mac_1g_gmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/eth_mac_1g_gmii.sdc -------------------------------------------------------------------------------- /syn/quartus/eth_mac_1g_rgmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/eth_mac_1g_rgmii.sdc -------------------------------------------------------------------------------- /syn/quartus/gmii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/gmii_phy_if.sdc -------------------------------------------------------------------------------- /syn/quartus/mii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/mii_phy_if.sdc -------------------------------------------------------------------------------- /syn/quartus/rgmii_io.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/rgmii_io.sdc -------------------------------------------------------------------------------- /syn/quartus/rgmii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus/rgmii_phy_if.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/eth_mac_1g_gmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/eth_mac_1g_gmii.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/eth_mac_1g_rgmii.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/eth_mac_1g_rgmii.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/eth_mac_fifo.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/eth_mac_fifo.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/gmii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/gmii_phy_if.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/mii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/mii_phy_if.sdc -------------------------------------------------------------------------------- /syn/quartus_pro/rgmii_phy_if.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/quartus_pro/rgmii_phy_if.sdc -------------------------------------------------------------------------------- /syn/vivado/eth_mac_1g_gmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/eth_mac_1g_gmii.tcl -------------------------------------------------------------------------------- /syn/vivado/eth_mac_1g_rgmii.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/eth_mac_1g_rgmii.tcl -------------------------------------------------------------------------------- /syn/vivado/eth_mac_fifo.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/eth_mac_fifo.tcl -------------------------------------------------------------------------------- /syn/vivado/gmii_phy_if.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/gmii_phy_if.tcl -------------------------------------------------------------------------------- /syn/vivado/mii_phy_if.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/mii_phy_if.tcl -------------------------------------------------------------------------------- /syn/vivado/ptp_clock_cdc.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/ptp_clock_cdc.tcl -------------------------------------------------------------------------------- /syn/vivado/rgmii_phy_if.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/syn/vivado/rgmii_phy_if.tcl -------------------------------------------------------------------------------- /tb/arp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp/Makefile -------------------------------------------------------------------------------- /tb/arp/test_arp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp/test_arp.py -------------------------------------------------------------------------------- /tb/arp_cache/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_cache/Makefile -------------------------------------------------------------------------------- /tb/arp_cache/test_arp_cache.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_cache/test_arp_cache.py -------------------------------------------------------------------------------- /tb/arp_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_ep.py -------------------------------------------------------------------------------- /tb/arp_eth_rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_eth_rx/Makefile -------------------------------------------------------------------------------- /tb/arp_eth_rx/test_arp_eth_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_eth_rx/test_arp_eth_rx.py -------------------------------------------------------------------------------- /tb/arp_eth_tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_eth_tx/Makefile -------------------------------------------------------------------------------- /tb/arp_eth_tx/test_arp_eth_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/arp_eth_tx/test_arp_eth_tx.py -------------------------------------------------------------------------------- /tb/axis_baser_rx_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_baser_rx_64/Makefile -------------------------------------------------------------------------------- /tb/axis_baser_rx_64/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/axis_baser_tx_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_baser_tx_64/Makefile -------------------------------------------------------------------------------- /tb/axis_baser_tx_64/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/axis_ep.py: -------------------------------------------------------------------------------- 1 | ../lib/axis/tb/axis_ep.py -------------------------------------------------------------------------------- /tb/axis_gmii_rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_gmii_rx/Makefile -------------------------------------------------------------------------------- /tb/axis_gmii_rx/test_axis_gmii_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_gmii_rx/test_axis_gmii_rx.py -------------------------------------------------------------------------------- /tb/axis_gmii_tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_gmii_tx/Makefile -------------------------------------------------------------------------------- /tb/axis_gmii_tx/test_axis_gmii_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_gmii_tx/test_axis_gmii_tx.py -------------------------------------------------------------------------------- /tb/axis_xgmii_rx_32/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_xgmii_rx_32/Makefile -------------------------------------------------------------------------------- /tb/axis_xgmii_rx_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_xgmii_rx_64/Makefile -------------------------------------------------------------------------------- /tb/axis_xgmii_tx_32/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_xgmii_tx_32/Makefile -------------------------------------------------------------------------------- /tb/axis_xgmii_tx_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/axis_xgmii_tx_64/Makefile -------------------------------------------------------------------------------- /tb/baser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/baser.py -------------------------------------------------------------------------------- /tb/baser_serdes_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/baser_serdes_ep.py -------------------------------------------------------------------------------- /tb/eth_axis_rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_axis_rx/Makefile -------------------------------------------------------------------------------- /tb/eth_axis_rx/test_eth_axis_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_axis_rx/test_eth_axis_rx.py -------------------------------------------------------------------------------- /tb/eth_axis_tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_axis_tx/Makefile -------------------------------------------------------------------------------- /tb/eth_axis_tx/test_eth_axis_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_axis_tx/test_eth_axis_tx.py -------------------------------------------------------------------------------- /tb/eth_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_ep.py -------------------------------------------------------------------------------- /tb/eth_mac_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_10g/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_10g/test_eth_mac_10g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_10g/test_eth_mac_10g.py -------------------------------------------------------------------------------- /tb/eth_mac_10g_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_10g_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g/test_eth_mac_1g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g/test_eth_mac_1g.py -------------------------------------------------------------------------------- /tb/eth_mac_1g_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g_gmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g_gmii/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g_gmii_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g_gmii_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g_rgmii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g_rgmii/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_1g_rgmii_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_1g_rgmii_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_mii/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_mii/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_mii/test_eth_mac_mii.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_mii/test_eth_mac_mii.py -------------------------------------------------------------------------------- /tb/eth_mac_mii_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_mii_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_phy_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_phy_10g/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_phy_10g/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/eth_mac_phy_10g_fifo/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_mac_phy_10g_fifo/Makefile -------------------------------------------------------------------------------- /tb/eth_mac_phy_10g_fifo/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/eth_phy_10g/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_phy_10g/Makefile -------------------------------------------------------------------------------- /tb/eth_phy_10g/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/eth_phy_10g/test_eth_phy_10g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/eth_phy_10g/test_eth_phy_10g.py -------------------------------------------------------------------------------- /tb/gmii_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/gmii_ep.py -------------------------------------------------------------------------------- /tb/ip_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ip_ep.py -------------------------------------------------------------------------------- /tb/mii_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/mii_ep.py -------------------------------------------------------------------------------- /tb/ptp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp.py -------------------------------------------------------------------------------- /tb/ptp_clock/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_clock/Makefile -------------------------------------------------------------------------------- /tb/ptp_clock/test_ptp_clock.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_clock/test_ptp_clock.py -------------------------------------------------------------------------------- /tb/ptp_clock_cdc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_clock_cdc/Makefile -------------------------------------------------------------------------------- /tb/ptp_clock_cdc/test_ptp_clock_cdc.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_clock_cdc/test_ptp_clock_cdc.py -------------------------------------------------------------------------------- /tb/ptp_perout/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_perout/Makefile -------------------------------------------------------------------------------- /tb/ptp_perout/test_ptp_perout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/ptp_perout/test_ptp_perout.py -------------------------------------------------------------------------------- /tb/rgmii_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/rgmii_ep.py -------------------------------------------------------------------------------- /tb/test_arp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp.py -------------------------------------------------------------------------------- /tb/test_arp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp.v -------------------------------------------------------------------------------- /tb/test_arp_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_64.py -------------------------------------------------------------------------------- /tb/test_arp_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_64.v -------------------------------------------------------------------------------- /tb/test_arp_cache.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_cache.py -------------------------------------------------------------------------------- /tb/test_arp_cache.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_cache.v -------------------------------------------------------------------------------- /tb/test_arp_eth_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_rx.py -------------------------------------------------------------------------------- /tb/test_arp_eth_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_rx.v -------------------------------------------------------------------------------- /tb/test_arp_eth_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_rx_64.py -------------------------------------------------------------------------------- /tb/test_arp_eth_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_rx_64.v -------------------------------------------------------------------------------- /tb/test_arp_eth_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_tx.py -------------------------------------------------------------------------------- /tb/test_arp_eth_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_tx.v -------------------------------------------------------------------------------- /tb/test_arp_eth_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_tx_64.py -------------------------------------------------------------------------------- /tb/test_arp_eth_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_arp_eth_tx_64.v -------------------------------------------------------------------------------- /tb/test_axis_baser_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_baser_rx_64.py -------------------------------------------------------------------------------- /tb/test_axis_baser_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_baser_rx_64.v -------------------------------------------------------------------------------- /tb/test_axis_baser_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_baser_tx_64.py -------------------------------------------------------------------------------- /tb/test_axis_baser_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_baser_tx_64.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_64.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_64.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_check.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_check.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_check.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_check.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_check_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_check_64.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_check_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_check_64.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_64.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_64.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_64_pad.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_64_pad.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_64_pad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_64_pad.v -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_pad.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_pad.py -------------------------------------------------------------------------------- /tb/test_axis_eth_fcs_insert_pad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_eth_fcs_insert_pad.v -------------------------------------------------------------------------------- /tb/test_axis_gmii_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_gmii_rx.py -------------------------------------------------------------------------------- /tb/test_axis_gmii_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_gmii_rx.v -------------------------------------------------------------------------------- /tb/test_axis_gmii_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_gmii_tx.py -------------------------------------------------------------------------------- /tb/test_axis_gmii_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_gmii_tx.v -------------------------------------------------------------------------------- /tb/test_axis_xgmii_rx_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_rx_32.py -------------------------------------------------------------------------------- /tb/test_axis_xgmii_rx_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_rx_32.v -------------------------------------------------------------------------------- /tb/test_axis_xgmii_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_rx_64.py -------------------------------------------------------------------------------- /tb/test_axis_xgmii_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_rx_64.v -------------------------------------------------------------------------------- /tb/test_axis_xgmii_tx_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_tx_32.py -------------------------------------------------------------------------------- /tb/test_axis_xgmii_tx_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_tx_32.v -------------------------------------------------------------------------------- /tb/test_axis_xgmii_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_tx_64.py -------------------------------------------------------------------------------- /tb/test_axis_xgmii_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_axis_xgmii_tx_64.v -------------------------------------------------------------------------------- /tb/test_eth_arb_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_arb_mux_4.py -------------------------------------------------------------------------------- /tb/test_eth_arb_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_arb_mux_4.v -------------------------------------------------------------------------------- /tb/test_eth_arb_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_arb_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_eth_arb_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_arb_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_eth_axis_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_rx.py -------------------------------------------------------------------------------- /tb/test_eth_axis_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_rx.v -------------------------------------------------------------------------------- /tb/test_eth_axis_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_rx_64.py -------------------------------------------------------------------------------- /tb/test_eth_axis_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_rx_64.v -------------------------------------------------------------------------------- /tb/test_eth_axis_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_tx.py -------------------------------------------------------------------------------- /tb/test_eth_axis_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_tx.v -------------------------------------------------------------------------------- /tb/test_eth_axis_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_tx_64.py -------------------------------------------------------------------------------- /tb/test_eth_axis_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_axis_tx_64.v -------------------------------------------------------------------------------- /tb/test_eth_demux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_demux_4.py -------------------------------------------------------------------------------- /tb/test_eth_demux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_demux_4.v -------------------------------------------------------------------------------- /tb/test_eth_demux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_demux_64_4.py -------------------------------------------------------------------------------- /tb/test_eth_demux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_demux_64_4.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_32.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_32.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_64.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_64.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_32.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_32.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_64.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_64.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_ptp_32.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_ptp_32.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_ptp_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_ptp_32.v -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_ptp_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_ptp_64.py -------------------------------------------------------------------------------- /tb/test_eth_mac_10g_fifo_ptp_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_10g_fifo_ptp_64.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_fifo.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_fifo.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_gmii.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_gmii.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_gmii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_gmii.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_gmii_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_gmii_fifo.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_gmii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_gmii_fifo.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_rgmii.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_rgmii.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_rgmii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_rgmii.v -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_rgmii_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_rgmii_fifo.py -------------------------------------------------------------------------------- /tb/test_eth_mac_1g_rgmii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_1g_rgmii_fifo.v -------------------------------------------------------------------------------- /tb/test_eth_mac_mii.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_mii.py -------------------------------------------------------------------------------- /tb/test_eth_mac_mii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_mii.v -------------------------------------------------------------------------------- /tb/test_eth_mac_mii_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_mii_fifo.py -------------------------------------------------------------------------------- /tb/test_eth_mac_mii_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_mii_fifo.v -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g.py -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g.v -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g_fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g_fifo.py -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g_fifo.v -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g_fifo_ptp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g_fifo_ptp.py -------------------------------------------------------------------------------- /tb/test_eth_mac_phy_10g_fifo_ptp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mac_phy_10g_fifo_ptp.v -------------------------------------------------------------------------------- /tb/test_eth_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mux_4.py -------------------------------------------------------------------------------- /tb/test_eth_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mux_4.v -------------------------------------------------------------------------------- /tb/test_eth_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_eth_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_64.py -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_64.v -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_rx_64.py -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_rx_64.v -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_tx_64.py -------------------------------------------------------------------------------- /tb/test_eth_phy_10g_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_eth_phy_10g_tx_64.v -------------------------------------------------------------------------------- /tb/test_ip.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip.py -------------------------------------------------------------------------------- /tb/test_ip.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip.v -------------------------------------------------------------------------------- /tb/test_ip_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_64.py -------------------------------------------------------------------------------- /tb/test_ip_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_64.v -------------------------------------------------------------------------------- /tb/test_ip_arb_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_arb_mux_4.py -------------------------------------------------------------------------------- /tb/test_ip_arb_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_arb_mux_4.v -------------------------------------------------------------------------------- /tb/test_ip_arb_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_arb_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_ip_arb_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_arb_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_ip_complete.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_complete.py -------------------------------------------------------------------------------- /tb/test_ip_complete.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_complete.v -------------------------------------------------------------------------------- /tb/test_ip_complete_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_complete_64.py -------------------------------------------------------------------------------- /tb/test_ip_complete_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_complete_64.v -------------------------------------------------------------------------------- /tb/test_ip_demux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_demux_4.py -------------------------------------------------------------------------------- /tb/test_ip_demux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_demux_4.v -------------------------------------------------------------------------------- /tb/test_ip_demux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_demux_64_4.py -------------------------------------------------------------------------------- /tb/test_ip_demux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_demux_64_4.v -------------------------------------------------------------------------------- /tb/test_ip_eth_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_rx.py -------------------------------------------------------------------------------- /tb/test_ip_eth_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_rx.v -------------------------------------------------------------------------------- /tb/test_ip_eth_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_rx_64.py -------------------------------------------------------------------------------- /tb/test_ip_eth_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_rx_64.v -------------------------------------------------------------------------------- /tb/test_ip_eth_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_tx.py -------------------------------------------------------------------------------- /tb/test_ip_eth_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_tx.v -------------------------------------------------------------------------------- /tb/test_ip_eth_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_tx_64.py -------------------------------------------------------------------------------- /tb/test_ip_eth_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_eth_tx_64.v -------------------------------------------------------------------------------- /tb/test_ip_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_mux_4.py -------------------------------------------------------------------------------- /tb/test_ip_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_mux_4.v -------------------------------------------------------------------------------- /tb/test_ip_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_ip_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ip_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_ptp_clock.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock.py -------------------------------------------------------------------------------- /tb/test_ptp_clock.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock.v -------------------------------------------------------------------------------- /tb/test_ptp_clock_cdc_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock_cdc_64.py -------------------------------------------------------------------------------- /tb/test_ptp_clock_cdc_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock_cdc_64.v -------------------------------------------------------------------------------- /tb/test_ptp_clock_cdc_96.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock_cdc_96.py -------------------------------------------------------------------------------- /tb/test_ptp_clock_cdc_96.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_clock_cdc_96.v -------------------------------------------------------------------------------- /tb/test_ptp_perout.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_perout.py -------------------------------------------------------------------------------- /tb/test_ptp_perout.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_ptp_perout.v -------------------------------------------------------------------------------- /tb/test_udp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp.py -------------------------------------------------------------------------------- /tb/test_udp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp.v -------------------------------------------------------------------------------- /tb/test_udp_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_64.py -------------------------------------------------------------------------------- /tb/test_udp_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_64.v -------------------------------------------------------------------------------- /tb/test_udp_arb_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_arb_mux_4.py -------------------------------------------------------------------------------- /tb/test_udp_arb_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_arb_mux_4.v -------------------------------------------------------------------------------- /tb/test_udp_arb_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_arb_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_udp_arb_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_arb_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_udp_checksum_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_checksum_gen.py -------------------------------------------------------------------------------- /tb/test_udp_checksum_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_checksum_gen.v -------------------------------------------------------------------------------- /tb/test_udp_checksum_gen_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_checksum_gen_64.py -------------------------------------------------------------------------------- /tb/test_udp_checksum_gen_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_checksum_gen_64.v -------------------------------------------------------------------------------- /tb/test_udp_complete.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_complete.py -------------------------------------------------------------------------------- /tb/test_udp_complete.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_complete.v -------------------------------------------------------------------------------- /tb/test_udp_complete_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_complete_64.py -------------------------------------------------------------------------------- /tb/test_udp_complete_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_complete_64.v -------------------------------------------------------------------------------- /tb/test_udp_demux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_demux_4.py -------------------------------------------------------------------------------- /tb/test_udp_demux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_demux_4.v -------------------------------------------------------------------------------- /tb/test_udp_demux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_demux_64_4.py -------------------------------------------------------------------------------- /tb/test_udp_demux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_demux_64_4.v -------------------------------------------------------------------------------- /tb/test_udp_ip_rx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_rx.py -------------------------------------------------------------------------------- /tb/test_udp_ip_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_rx.v -------------------------------------------------------------------------------- /tb/test_udp_ip_rx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_rx_64.py -------------------------------------------------------------------------------- /tb/test_udp_ip_rx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_rx_64.v -------------------------------------------------------------------------------- /tb/test_udp_ip_tx.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_tx.py -------------------------------------------------------------------------------- /tb/test_udp_ip_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_tx.v -------------------------------------------------------------------------------- /tb/test_udp_ip_tx_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_tx_64.py -------------------------------------------------------------------------------- /tb/test_udp_ip_tx_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_ip_tx_64.v -------------------------------------------------------------------------------- /tb/test_udp_mux_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_mux_4.py -------------------------------------------------------------------------------- /tb/test_udp_mux_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_mux_4.v -------------------------------------------------------------------------------- /tb/test_udp_mux_64_4.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_mux_64_4.py -------------------------------------------------------------------------------- /tb/test_udp_mux_64_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_udp_mux_64_4.v -------------------------------------------------------------------------------- /tb/test_xgmii_baser_dec_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_xgmii_baser_dec_64.py -------------------------------------------------------------------------------- /tb/test_xgmii_baser_dec_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_xgmii_baser_dec_64.v -------------------------------------------------------------------------------- /tb/test_xgmii_baser_enc_64.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_xgmii_baser_enc_64.py -------------------------------------------------------------------------------- /tb/test_xgmii_baser_enc_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/test_xgmii_baser_enc_64.v -------------------------------------------------------------------------------- /tb/udp_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/udp_ep.py -------------------------------------------------------------------------------- /tb/xgmii_baser_dec_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/xgmii_baser_dec_64/Makefile -------------------------------------------------------------------------------- /tb/xgmii_baser_dec_64/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/xgmii_baser_enc_64/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/xgmii_baser_enc_64/Makefile -------------------------------------------------------------------------------- /tb/xgmii_baser_enc_64/baser.py: -------------------------------------------------------------------------------- 1 | ../baser.py -------------------------------------------------------------------------------- /tb/xgmii_ep.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tb/xgmii_ep.py -------------------------------------------------------------------------------- /tox.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/corundum/verilog-ethernet/HEAD/tox.ini --------------------------------------------------------------------------------