├── LICENSE ├── QR └── qr_github_npu_on_fpga.png ├── documents └── NPU指令集.pdf ├── projects ├── aFPGA │ ├── .gitignore │ ├── 00_user_logic │ │ ├── arith │ │ │ └── fixed_sdiv.v │ │ ├── cordic │ │ │ ├── cordic_exp_rtl.v │ │ │ ├── cordic_ln.v │ │ │ ├── cordic_rot.v │ │ │ └── cordic_tanh_sigm_rtl.v │ │ ├── dcfifo │ │ │ ├── dc_fifo.v │ │ │ ├── gray_dec_1p.v │ │ │ ├── gray_enc_1p.v │ │ │ └── sync_dual_clock.v │ │ ├── multiport │ │ │ └── mux_ddr_access.v │ │ ├── npu │ │ │ ├── npu_conv_rtl.v │ │ │ ├── npu_inst_excutor.v │ │ │ ├── npu_inst_fsm.v │ │ │ ├── npu_inst_join.v │ │ │ └── npu_paras_config.v │ │ ├── parser │ │ │ └── cmd_parser.v │ │ ├── ram │ │ │ └── dpram_2p.v │ │ ├── scfifo │ │ │ └── sc_fifo.v │ │ ├── sram │ │ │ └── sram_controller.v │ │ ├── top.v │ │ └── uart │ │ │ ├── uart_conf.inc │ │ │ ├── uart_rtl.v │ │ │ └── uart_wr.v │ ├── 01_altera_ip │ │ ├── alt_pll_ip_core │ │ │ ├── alt_pll_ip_core.ppf │ │ │ ├── alt_pll_ip_core.qip │ │ │ ├── alt_pll_ip_core.v │ │ │ └── alt_pll_ip_core_bb.v │ │ ├── cordic_factor_Kn_rom_ip │ │ │ ├── cordic_factor_Kn_rom_ip.qip │ │ │ ├── cordic_factor_Kn_rom_ip.v │ │ │ ├── cordic_factor_Kn_rom_ip_bb.v │ │ │ └── greybox_tmp │ │ │ │ └── cbx_args.txt │ │ ├── cordic_factor_exp_rom_ip │ │ │ ├── cordic_factor_exp_rom_ip.qip │ │ │ ├── cordic_factor_exp_rom_ip.v │ │ │ ├── cordic_factor_exp_rom_ip_bb.v │ │ │ └── greybox_tmp │ │ │ │ └── cbx_args.txt │ │ ├── cordic_int_part_exp_rom_ip │ │ │ ├── cordic_int_part_exp_rom_ip.qip │ │ │ ├── cordic_int_part_exp_rom_ip.v │ │ │ ├── cordic_int_part_exp_rom_ip_bb.v │ │ │ └── greybox_tmp │ │ │ │ └── cbx_args.txt │ │ ├── npu_inst_ram │ │ │ ├── npu_inst_ram.qip │ │ │ ├── npu_inst_ram.v │ │ │ └── npu_inst_ram_bb.v │ │ ├── npu_inst_ram_bak │ │ │ ├── npu_inst_ram_bak.qip │ │ │ ├── npu_inst_ram_bak.v │ │ │ └── npu_inst_ram_bak_bb.v │ │ └── npu_paras_rom │ │ │ ├── npu_paras_rom.qip │ │ │ ├── npu_paras_rom.v │ │ │ └── npu_paras_rom_bb.v │ ├── 02_testbench │ │ ├── sram_sim.v │ │ ├── tb_cmd_parser.v │ │ ├── tb_cnn.v │ │ ├── tb_cordic.v │ │ ├── tb_npu2.v │ │ └── tb_sdiv.v │ ├── 03_signaltap │ │ ├── cmd_parser.stp │ │ └── sram_controller.stp │ ├── 04_scripts │ │ ├── cnn_instruction_rom.mif │ │ ├── cnn_instruction_rom.ver │ │ ├── cnn_parameter_rom.mif │ │ ├── cnn_parameter_rom.ver │ │ ├── cordic_factor_Kn.mif │ │ ├── cordic_factor_Kn.ver │ │ ├── exp_cordic_factor_Kn.mif │ │ ├── exp_cordic_factor_Kn.ver │ │ ├── exp_cordic_int_part.mif │ │ ├── exp_cordic_int_part.ver │ │ ├── npu_on_fpga.sdc │ │ └── pin_assignments.tcl │ ├── 05_modelsim │ │ ├── msim_setup.tcl │ │ ├── run.do │ │ └── sim_module.bat │ ├── 08_quartus │ │ ├── npu_on_fpga.qpf │ │ ├── npu_on_fpga.qsf │ │ └── npu_on_fpga.qws │ ├── 10_python │ │ ├── .gitignore │ │ ├── cnn │ │ │ ├── check_cnn.py │ │ │ ├── generate_npu_inst_paras.py │ │ │ └── npu_vs_python.png │ │ ├── cordic │ │ │ ├── check_cordic_result.py │ │ │ ├── int_cordic_core_generate_factor.py │ │ │ └── run_cordic.bat │ │ └── npu │ │ │ ├── check_npu_result.py │ │ │ ├── generate_npu_sram_init_file.py │ │ │ └── npu_verification_para.list │ ├── readme.md │ └── 一键清理不必要文件的脚本.bat └── python │ ├── .gitignore │ ├── keras_cnn │ ├── .gitignore │ ├── python端代码指南.pdf │ ├── readme.md │ ├── scripts │ │ ├── 0. 创建运行环境文件夹.bat │ │ ├── 1. 运行CNN训练.bat │ │ ├── 2. 保存CNN模型的参数到csv文件.bat │ │ ├── 3. 根据csv文件产生NPU指令CNN参数.bat │ │ ├── 4. 测试CNN & 生成仿真样本.bat │ │ ├── 5. 删除仿真样本.bat │ │ ├── 6. 删除CNN模型参数.bat │ │ ├── 8. 运行tensorboard可视化.bat │ │ ├── 9. 评估模型硬件化后的开销.bat │ │ └── 网络描述文件.txt │ ├── source │ │ ├── __pycache__ │ │ │ ├── cnn_user.cpython-36.pyc │ │ │ ├── confusion_matrix.cpython-36.pyc │ │ │ ├── generate_cnn_layers.cpython-36.pyc │ │ │ ├── generate_npu_inst.cpython-36.pyc │ │ │ └── load_our_samples.cpython-36.pyc │ │ ├── cnn_user.py │ │ ├── confusion_matrix.py │ │ ├── estimate_time_consuming.py │ │ ├── generate_cnn_layers.py │ │ ├── generate_npu_inst.py │ │ ├── load_our_samples.py │ │ ├── save_parameters.py │ │ ├── test_npu_inst.py │ │ ├── test_npu_on_FPGA.py │ │ └── train_my_cnn_model.py │ └── test │ │ └── test_keras_conv.py │ └── readme.md └── readme.md /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/LICENSE -------------------------------------------------------------------------------- /QR/qr_github_npu_on_fpga.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/QR/qr_github_npu_on_fpga.png -------------------------------------------------------------------------------- /documents/NPU指令集.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/documents/NPU指令集.pdf -------------------------------------------------------------------------------- /projects/aFPGA/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/.gitignore -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/arith/fixed_sdiv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/arith/fixed_sdiv.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/cordic/cordic_exp_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/cordic/cordic_exp_rtl.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/cordic/cordic_ln.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/cordic/cordic_ln.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/cordic/cordic_rot.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/cordic/cordic_rot.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/cordic/cordic_tanh_sigm_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/cordic/cordic_tanh_sigm_rtl.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/dcfifo/dc_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/dcfifo/dc_fifo.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/dcfifo/gray_dec_1p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/dcfifo/gray_dec_1p.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/dcfifo/gray_enc_1p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/dcfifo/gray_enc_1p.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/dcfifo/sync_dual_clock.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/dcfifo/sync_dual_clock.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/multiport/mux_ddr_access.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/multiport/mux_ddr_access.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/npu/npu_conv_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/npu/npu_conv_rtl.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/npu/npu_inst_excutor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/npu/npu_inst_excutor.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/npu/npu_inst_fsm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/npu/npu_inst_fsm.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/npu/npu_inst_join.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/npu/npu_inst_join.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/npu/npu_paras_config.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/npu/npu_paras_config.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/parser/cmd_parser.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/parser/cmd_parser.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/ram/dpram_2p.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/ram/dpram_2p.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/scfifo/sc_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/scfifo/sc_fifo.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/sram/sram_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/sram/sram_controller.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/top.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/uart/uart_conf.inc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/uart/uart_conf.inc -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/uart/uart_rtl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/uart/uart_rtl.v -------------------------------------------------------------------------------- /projects/aFPGA/00_user_logic/uart/uart_wr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/00_user_logic/uart/uart_wr.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.ppf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.ppf -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/alt_pll_ip_core/alt_pll_ip_core_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/cordic_factor_Kn_rom_ip_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/greybox_tmp/cbx_args.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_Kn_rom_ip/greybox_tmp/cbx_args.txt -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/cordic_factor_exp_rom_ip_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/greybox_tmp/cbx_args.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_factor_exp_rom_ip/greybox_tmp/cbx_args.txt -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/cordic_int_part_exp_rom_ip_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/greybox_tmp/cbx_args.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/cordic_int_part_exp_rom_ip/greybox_tmp/cbx_args.txt -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram/npu_inst_ram_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_inst_ram_bak/npu_inst_ram_bak_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom.qip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom.qip -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom.v -------------------------------------------------------------------------------- /projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom_bb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/01_altera_ip/npu_paras_rom/npu_paras_rom_bb.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/sram_sim.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/sram_sim.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/tb_cmd_parser.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/tb_cmd_parser.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/tb_cnn.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/tb_cnn.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/tb_cordic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/tb_cordic.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/tb_npu2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/tb_npu2.v -------------------------------------------------------------------------------- /projects/aFPGA/02_testbench/tb_sdiv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/02_testbench/tb_sdiv.v -------------------------------------------------------------------------------- /projects/aFPGA/03_signaltap/cmd_parser.stp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/03_signaltap/cmd_parser.stp -------------------------------------------------------------------------------- /projects/aFPGA/03_signaltap/sram_controller.stp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/03_signaltap/sram_controller.stp -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cnn_instruction_rom.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cnn_instruction_rom.mif -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cnn_instruction_rom.ver: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cnn_instruction_rom.ver -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cnn_parameter_rom.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cnn_parameter_rom.mif -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cnn_parameter_rom.ver: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cnn_parameter_rom.ver -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cordic_factor_Kn.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cordic_factor_Kn.mif -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/cordic_factor_Kn.ver: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/cordic_factor_Kn.ver -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/exp_cordic_factor_Kn.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/exp_cordic_factor_Kn.mif -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/exp_cordic_factor_Kn.ver: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/exp_cordic_factor_Kn.ver -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/exp_cordic_int_part.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/exp_cordic_int_part.mif -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/exp_cordic_int_part.ver: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/exp_cordic_int_part.ver -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/npu_on_fpga.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/npu_on_fpga.sdc -------------------------------------------------------------------------------- /projects/aFPGA/04_scripts/pin_assignments.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/04_scripts/pin_assignments.tcl -------------------------------------------------------------------------------- /projects/aFPGA/05_modelsim/msim_setup.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/05_modelsim/msim_setup.tcl -------------------------------------------------------------------------------- /projects/aFPGA/05_modelsim/run.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/05_modelsim/run.do -------------------------------------------------------------------------------- /projects/aFPGA/05_modelsim/sim_module.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/05_modelsim/sim_module.bat -------------------------------------------------------------------------------- /projects/aFPGA/08_quartus/npu_on_fpga.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/08_quartus/npu_on_fpga.qpf -------------------------------------------------------------------------------- /projects/aFPGA/08_quartus/npu_on_fpga.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/08_quartus/npu_on_fpga.qsf -------------------------------------------------------------------------------- /projects/aFPGA/08_quartus/npu_on_fpga.qws: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/08_quartus/npu_on_fpga.qws -------------------------------------------------------------------------------- /projects/aFPGA/10_python/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/.gitignore -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cnn/check_cnn.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cnn/check_cnn.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cnn/generate_npu_inst_paras.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cnn/generate_npu_inst_paras.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cnn/npu_vs_python.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cnn/npu_vs_python.png -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cordic/check_cordic_result.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cordic/check_cordic_result.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cordic/int_cordic_core_generate_factor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cordic/int_cordic_core_generate_factor.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/cordic/run_cordic.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/cordic/run_cordic.bat -------------------------------------------------------------------------------- /projects/aFPGA/10_python/npu/check_npu_result.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/npu/check_npu_result.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/npu/generate_npu_sram_init_file.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/npu/generate_npu_sram_init_file.py -------------------------------------------------------------------------------- /projects/aFPGA/10_python/npu/npu_verification_para.list: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/10_python/npu/npu_verification_para.list -------------------------------------------------------------------------------- /projects/aFPGA/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/readme.md -------------------------------------------------------------------------------- /projects/aFPGA/一键清理不必要文件的脚本.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/aFPGA/一键清理不必要文件的脚本.bat -------------------------------------------------------------------------------- /projects/python/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/.gitignore -------------------------------------------------------------------------------- /projects/python/keras_cnn/.gitignore: -------------------------------------------------------------------------------- 1 | para 2 | model 3 | logs 4 | isa-npu 5 | samples -------------------------------------------------------------------------------- /projects/python/keras_cnn/python端代码指南.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/python端代码指南.pdf -------------------------------------------------------------------------------- /projects/python/keras_cnn/readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/readme.md -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/0. 创建运行环境文件夹.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/0. 创建运行环境文件夹.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/1. 运行CNN训练.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/1. 运行CNN训练.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/2. 保存CNN模型的参数到csv文件.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/2. 保存CNN模型的参数到csv文件.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/3. 根据csv文件产生NPU指令CNN参数.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/3. 根据csv文件产生NPU指令CNN参数.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/4. 测试CNN & 生成仿真样本.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/4. 测试CNN & 生成仿真样本.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/5. 删除仿真样本.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/5. 删除仿真样本.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/6. 删除CNN模型参数.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/6. 删除CNN模型参数.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/8. 运行tensorboard可视化.bat: -------------------------------------------------------------------------------- 1 | cd .. 2 | tensorboard --logdir=.\logs -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/9. 评估模型硬件化后的开销.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/9. 评估模型硬件化后的开销.bat -------------------------------------------------------------------------------- /projects/python/keras_cnn/scripts/网络描述文件.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/scripts/网络描述文件.txt -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/__pycache__/cnn_user.cpython-36.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/__pycache__/cnn_user.cpython-36.pyc -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/__pycache__/confusion_matrix.cpython-36.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/__pycache__/confusion_matrix.cpython-36.pyc -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/__pycache__/generate_cnn_layers.cpython-36.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/__pycache__/generate_cnn_layers.cpython-36.pyc -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/__pycache__/generate_npu_inst.cpython-36.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/__pycache__/generate_npu_inst.cpython-36.pyc -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/__pycache__/load_our_samples.cpython-36.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/__pycache__/load_our_samples.cpython-36.pyc -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/cnn_user.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/cnn_user.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/confusion_matrix.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/confusion_matrix.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/estimate_time_consuming.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/estimate_time_consuming.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/generate_cnn_layers.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/generate_cnn_layers.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/generate_npu_inst.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/generate_npu_inst.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/load_our_samples.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/load_our_samples.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/save_parameters.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/save_parameters.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/test_npu_inst.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/test_npu_inst.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/test_npu_on_FPGA.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/test_npu_on_FPGA.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/source/train_my_cnn_model.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/source/train_my_cnn_model.py -------------------------------------------------------------------------------- /projects/python/keras_cnn/test/test_keras_conv.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/projects/python/keras_cnn/test/test_keras_conv.py -------------------------------------------------------------------------------- /projects/python/readme.md: -------------------------------------------------------------------------------- 1 | # NPU项目（Python部分） 2 | 这个文件夹下面都是python代码。 3 | 4 | 5 | ## keras\_cnn 6 | > 使用keras作为前端，tensorflow作为后端来训练基于CNN的语音识别的模型 7 | -------------------------------------------------------------------------------- /readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/cxdzyq1110/NPU_on_FPGA/HEAD/readme.md --------------------------------------------------------------------------------