├── CDMA ├── Signal_generator.v ├── VGA_Controller.v ├── cdma.qpf ├── cdma.qsf ├── cdma.qws ├── cdma.v ├── cdma_top.sdc ├── cdma_top.v ├── db │ ├── add_sub_02j.tdf │ ├── altsyncram_i0d1.tdf │ ├── cdma.(0).cnf.cdb │ ├── cdma.(0).cnf.hdb │ ├── cdma.(1).cnf.cdb │ ├── cdma.(1).cnf.hdb │ ├── cdma.(2).cnf.cdb │ ├── cdma.(2).cnf.hdb │ ├── cdma.(3).cnf.cdb │ ├── cdma.(3).cnf.hdb │ ├── cdma.(4).cnf.cdb │ ├── cdma.(4).cnf.hdb │ ├── cdma.(5).cnf.cdb │ ├── cdma.(5).cnf.hdb │ ├── cdma.(6).cnf.cdb │ ├── cdma.(6).cnf.hdb │ ├── cdma.(7).cnf.cdb │ ├── cdma.(7).cnf.hdb │ ├── cdma.(8).cnf.cdb │ ├── cdma.(8).cnf.hdb │ ├── cdma.asm.qmsg │ ├── cdma.asm.rdb │ ├── cdma.asm_labs.ddb │ ├── cdma.cmp.bpm │ ├── cdma.cmp.cdb │ ├── cdma.cmp.hdb │ ├── cdma.cmp.idb │ ├── cdma.cmp.logdb │ ├── cdma.cmp.rdb │ ├── cdma.cmp_merge.kpt │ ├── cdma.db_info │ ├── cdma.eda.qmsg │ ├── cdma.fit.qmsg │ ├── cdma.hier_info │ ├── cdma.hif │ ├── cdma.logic_util_heuristic.dat │ ├── cdma.lpc.html │ ├── cdma.lpc.rdb │ ├── cdma.lpc.txt │ ├── cdma.map.ammdb │ ├── cdma.map.bpm │ ├── cdma.map.cdb │ ├── cdma.map.hdb │ ├── cdma.map.kpt │ ├── cdma.map.logdb │ ├── cdma.map.qmsg │ ├── cdma.map.rdb │ ├── cdma.map_bb.cdb │ ├── cdma.map_bb.hdb │ ├── cdma.map_bb.logdb │ ├── cdma.pplq.rdb │ ├── cdma.pre_map.hdb │ ├── cdma.pti_db_list.ddb │ ├── cdma.root_partition.map.reg_db.cdb │ ├── cdma.routing.rdb │ ├── cdma.rtlv.hdb │ ├── cdma.rtlv_sg.cdb │ ├── cdma.rtlv_sg_swap.cdb │ ├── cdma.sld_design_entry.sci │ ├── cdma.sld_design_entry_dsc.sci │ ├── cdma.smart_action.txt │ ├── cdma.sta.qmsg │ ├── cdma.sta.rdb │ ├── cdma.sta_cmp.7_slow_1200mv_85c.tdb │ ├── cdma.stingray_io_sim_cache.45um_ff_1200mv_0c_fast.hsd │ ├── cdma.stingray_io_sim_cache.45um_ii_1200mv_0c_slow.hsd │ ├── cdma.stingray_io_sim_cache.45um_ii_1200mv_85c_slow.hsd │ ├── cdma.tis_db_list.ddb │ ├── cdma.tiscmp.fast_1200mv_0c.ddb │ ├── cdma.tiscmp.slow_1200mv_0c.ddb │ ├── cdma.tiscmp.slow_1200mv_85c.ddb │ ├── cdma.tmw_info │ ├── cdma.vpr.ammdb │ └── prev_cmp_cdma.qmsg ├── incremental_db │ ├── README │ └── compiled_partitions │ │ ├── cdma.db_info │ │ ├── cdma.root_partition.cmp.ammdb │ │ ├── cdma.root_partition.cmp.cdb │ │ ├── cdma.root_partition.cmp.dfp │ │ ├── cdma.root_partition.cmp.hdb │ │ ├── cdma.root_partition.cmp.logdb │ │ ├── cdma.root_partition.cmp.rcfdb │ │ ├── cdma.root_partition.map.cdb │ │ ├── cdma.root_partition.map.dpi │ │ ├── cdma.root_partition.map.hbdb.cdb │ │ ├── cdma.root_partition.map.hbdb.hb_info │ │ ├── cdma.root_partition.map.hbdb.hdb │ │ ├── cdma.root_partition.map.hbdb.sig │ │ ├── cdma.root_partition.map.hdb │ │ ├── cdma.root_partition.map.kpt │ │ └── cdma.rrp.hdb ├── oscilloscope.v ├── output_files │ ├── cdma.asm.rpt │ ├── cdma.done │ ├── cdma.eda.rpt │ ├── cdma.fit.rpt │ ├── cdma.fit.smsg │ ├── cdma.fit.summary │ ├── cdma.flow.rpt │ ├── cdma.jdi │ ├── cdma.map.rpt │ ├── cdma.map.summary │ ├── cdma.pin │ ├── cdma.sld │ ├── cdma.sof │ ├── cdma.sta.rpt │ └── cdma.sta.summary └── simulation │ └── modelsim │ ├── cdma.sft │ ├── cdma.vo │ ├── cdma_7_1200mv_0c_slow.vo │ ├── cdma_7_1200mv_0c_v_slow.sdo │ ├── cdma_7_1200mv_85c_slow.vo │ ├── cdma_7_1200mv_85c_v_slow.sdo │ ├── cdma_min_1200mv_0c_fast.vo │ ├── cdma_min_1200mv_0c_v_fast.sdo │ ├── cdma_modelsim.xrf │ └── cdma_v.sdo └── README.md /CDMA/Signal_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/Signal_generator.v -------------------------------------------------------------------------------- /CDMA/VGA_Controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/VGA_Controller.v -------------------------------------------------------------------------------- /CDMA/cdma.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma.qpf -------------------------------------------------------------------------------- /CDMA/cdma.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma.qsf -------------------------------------------------------------------------------- /CDMA/cdma.qws: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma.qws -------------------------------------------------------------------------------- /CDMA/cdma.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma.v -------------------------------------------------------------------------------- /CDMA/cdma_top.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma_top.sdc -------------------------------------------------------------------------------- /CDMA/cdma_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/cdma_top.v -------------------------------------------------------------------------------- /CDMA/db/add_sub_02j.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/add_sub_02j.tdf -------------------------------------------------------------------------------- /CDMA/db/altsyncram_i0d1.tdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/altsyncram_i0d1.tdf -------------------------------------------------------------------------------- /CDMA/db/cdma.(0).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(0).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(0).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(0).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(1).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(1).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(1).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(1).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(2).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(2).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(2).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(2).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(3).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(3).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(3).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(3).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(4).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(4).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(4).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(4).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(5).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(5).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(5).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(5).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(6).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(6).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(6).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(6).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(7).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(7).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(7).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(7).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(8).cnf.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(8).cnf.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.(8).cnf.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.(8).cnf.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.asm.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.asm.qmsg -------------------------------------------------------------------------------- /CDMA/db/cdma.asm.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.asm.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.asm_labs.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.asm_labs.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.bpm -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.idb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.idb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.logdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.logdb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.cmp_merge.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.cmp_merge.kpt -------------------------------------------------------------------------------- /CDMA/db/cdma.db_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.db_info -------------------------------------------------------------------------------- /CDMA/db/cdma.eda.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.eda.qmsg -------------------------------------------------------------------------------- /CDMA/db/cdma.fit.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.fit.qmsg -------------------------------------------------------------------------------- /CDMA/db/cdma.hier_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.hier_info -------------------------------------------------------------------------------- /CDMA/db/cdma.hif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.hif -------------------------------------------------------------------------------- /CDMA/db/cdma.logic_util_heuristic.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.logic_util_heuristic.dat -------------------------------------------------------------------------------- /CDMA/db/cdma.lpc.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.lpc.html -------------------------------------------------------------------------------- /CDMA/db/cdma.lpc.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.lpc.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.lpc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.lpc.txt -------------------------------------------------------------------------------- /CDMA/db/cdma.map.ammdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.ammdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map.bpm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.bpm -------------------------------------------------------------------------------- /CDMA/db/cdma.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.kpt -------------------------------------------------------------------------------- /CDMA/db/cdma.map.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /CDMA/db/cdma.map.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.qmsg -------------------------------------------------------------------------------- /CDMA/db/cdma.map.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map_bb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map_bb.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map_bb.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.map_bb.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.map_bb.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /CDMA/db/cdma.pplq.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.pplq.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.pre_map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.pre_map.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.pti_db_list.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.pti_db_list.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.root_partition.map.reg_db.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.root_partition.map.reg_db.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.routing.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.routing.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.rtlv.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.rtlv.hdb -------------------------------------------------------------------------------- /CDMA/db/cdma.rtlv_sg.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.rtlv_sg.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.rtlv_sg_swap.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.rtlv_sg_swap.cdb -------------------------------------------------------------------------------- /CDMA/db/cdma.sld_design_entry.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.sld_design_entry.sci -------------------------------------------------------------------------------- /CDMA/db/cdma.sld_design_entry_dsc.sci: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.sld_design_entry_dsc.sci -------------------------------------------------------------------------------- /CDMA/db/cdma.smart_action.txt: -------------------------------------------------------------------------------- 1 | DONE 2 | -------------------------------------------------------------------------------- /CDMA/db/cdma.sta.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.sta.qmsg -------------------------------------------------------------------------------- /CDMA/db/cdma.sta.rdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.sta.rdb -------------------------------------------------------------------------------- /CDMA/db/cdma.sta_cmp.7_slow_1200mv_85c.tdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.sta_cmp.7_slow_1200mv_85c.tdb -------------------------------------------------------------------------------- /CDMA/db/cdma.stingray_io_sim_cache.45um_ff_1200mv_0c_fast.hsd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.stingray_io_sim_cache.45um_ff_1200mv_0c_fast.hsd -------------------------------------------------------------------------------- /CDMA/db/cdma.stingray_io_sim_cache.45um_ii_1200mv_0c_slow.hsd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.stingray_io_sim_cache.45um_ii_1200mv_0c_slow.hsd -------------------------------------------------------------------------------- /CDMA/db/cdma.stingray_io_sim_cache.45um_ii_1200mv_85c_slow.hsd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.stingray_io_sim_cache.45um_ii_1200mv_85c_slow.hsd -------------------------------------------------------------------------------- /CDMA/db/cdma.tis_db_list.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.tis_db_list.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.tiscmp.fast_1200mv_0c.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.tiscmp.fast_1200mv_0c.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.tiscmp.slow_1200mv_0c.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.tiscmp.slow_1200mv_0c.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.tiscmp.slow_1200mv_85c.ddb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.tiscmp.slow_1200mv_85c.ddb -------------------------------------------------------------------------------- /CDMA/db/cdma.tmw_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.tmw_info -------------------------------------------------------------------------------- /CDMA/db/cdma.vpr.ammdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/cdma.vpr.ammdb -------------------------------------------------------------------------------- /CDMA/db/prev_cmp_cdma.qmsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/db/prev_cmp_cdma.qmsg -------------------------------------------------------------------------------- /CDMA/incremental_db/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/README -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.db_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.db_info -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.ammdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.ammdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.cdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.dfp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.dfp -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.hdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.logdb: -------------------------------------------------------------------------------- 1 | v1 2 | -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.rcfdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.cmp.rcfdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.cdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.dpi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.dpi -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.cdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.cdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.hb_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.hb_info -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.hdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hbdb.sig: -------------------------------------------------------------------------------- 1 | 6d99a1516c2e2beefe1f386eab1dd580 -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.hdb -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.kpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.root_partition.map.kpt -------------------------------------------------------------------------------- /CDMA/incremental_db/compiled_partitions/cdma.rrp.hdb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/incremental_db/compiled_partitions/cdma.rrp.hdb -------------------------------------------------------------------------------- /CDMA/oscilloscope.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/oscilloscope.v -------------------------------------------------------------------------------- /CDMA/output_files/cdma.asm.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.asm.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.done: -------------------------------------------------------------------------------- 1 | Sat May 07 20:06:11 2016 2 | -------------------------------------------------------------------------------- /CDMA/output_files/cdma.eda.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.eda.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.fit.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.fit.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.fit.smsg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.fit.smsg -------------------------------------------------------------------------------- /CDMA/output_files/cdma.fit.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.fit.summary -------------------------------------------------------------------------------- /CDMA/output_files/cdma.flow.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.flow.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.jdi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.jdi -------------------------------------------------------------------------------- /CDMA/output_files/cdma.map.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.map.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.map.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.map.summary -------------------------------------------------------------------------------- /CDMA/output_files/cdma.pin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.pin -------------------------------------------------------------------------------- /CDMA/output_files/cdma.sld: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /CDMA/output_files/cdma.sof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.sof -------------------------------------------------------------------------------- /CDMA/output_files/cdma.sta.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.sta.rpt -------------------------------------------------------------------------------- /CDMA/output_files/cdma.sta.summary: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/output_files/cdma.sta.summary -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma.sft: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma.sft -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma.vo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma.vo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_7_1200mv_0c_slow.vo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_7_1200mv_0c_slow.vo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_7_1200mv_0c_v_slow.sdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_7_1200mv_0c_v_slow.sdo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_7_1200mv_85c_slow.vo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_7_1200mv_85c_slow.vo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_7_1200mv_85c_v_slow.sdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_7_1200mv_85c_v_slow.sdo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_min_1200mv_0c_fast.vo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_min_1200mv_0c_fast.vo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_min_1200mv_0c_v_fast.sdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_min_1200mv_0c_v_fast.sdo -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_modelsim.xrf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_modelsim.xrf -------------------------------------------------------------------------------- /CDMA/simulation/modelsim/cdma_v.sdo: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/CDMA/simulation/modelsim/cdma_v.sdo -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board/HEAD/README.md --------------------------------------------------------------------------------