├── .gitignore ├── .pre-commit-config.yaml ├── COPYING.txt ├── README.md ├── components ├── .gitignore ├── abs.v ├── abs_tb.v ├── add.v ├── add_tb.v ├── ceil.v ├── ceil_tb.v ├── cores.py ├── div.v ├── div_tb.v ├── double_abs.v ├── double_abs_tb.v ├── double_add.v ├── double_add_tb.v ├── double_ceil.v ├── double_ceil_tb.v ├── double_div.v ├── double_div_tb.v ├── double_eq.v ├── double_eq_tb.v ├── double_floor.v ├── double_floor_tb.v ├── double_ge.v ├── double_ge_tb.v ├── double_gt.v ├── double_gt_tb.v ├── double_le.v ├── double_le_tb.v ├── double_lt.v ├── double_lt_tb.v ├── double_max.v ├── double_max_tb.v ├── double_min.v ├── double_min_tb.v ├── double_mul.v ├── double_mul_tb.v ├── double_ne.v ├── double_ne_tb.v ├── double_neg.v ├── double_neg_tb.v ├── double_regression_tests ├── double_sqrt.v ├── double_sqrt_tb.v ├── double_to_int.v ├── double_to_int_tb.v ├── double_to_unsigned_int.v ├── double_to_unsigned_int_tb.v ├── double_trunc.v ├── double_trunc_tb.v ├── eq.v ├── eq_tb.v ├── floor.v ├── floor_tb.v ├── ge.v ├── ge_tb.v ├── gt.v ├── gt_tb.v ├── int_to_double.v ├── int_to_double_tb.v ├── int_to_single.v ├── int_to_single_tb.v ├── le.v ├── le_tb.v ├── lt.v ├── lt_tb.v ├── mul.v ├── mul_tb.v ├── ne.v ├── ne_tb.v ├── nearest_tb.v ├── neg.v ├── neg_tb.v ├── reference_tests │ ├── abs │ ├── abs.c │ ├── add │ ├── add.c │ ├── ceil │ ├── ceil.c │ ├── compile_reference_tests │ ├── div │ ├── div.c │ ├── double_abs │ ├── double_abs.c │ ├── double_add │ ├── double_add.c │ ├── double_ceil │ ├── double_ceil.c │ ├── double_div │ ├── double_div.c │ ├── double_eq │ ├── double_eq.c │ ├── double_floor │ ├── double_floor.c │ ├── double_ge │ ├── double_ge.c │ ├── double_gt │ ├── double_gt.c │ ├── double_le │ ├── double_le.c │ ├── double_lt │ ├── double_lt.c │ ├── double_max │ ├── double_max.c │ ├── double_min │ ├── double_min.c │ ├── double_mul │ ├── double_mul.c │ ├── double_ne │ ├── double_ne.c │ ├── double_neg │ ├── double_neg.c │ ├── double_sqrt │ ├── double_sqrt.c │ ├── double_to_int │ ├── double_to_int.c │ ├── double_to_unsigned_int │ ├── double_to_unsigned_int.c │ ├── double_trunc │ ├── double_trunc.c │ ├── eq │ ├── eq.c │ ├── floor │ ├── floor.c │ ├── ge │ ├── ge.c │ ├── gt │ ├── gt.c │ ├── int_to_double │ ├── int_to_double.c │ ├── int_to_single │ ├── int_to_single.c │ ├── le │ ├── le.c │ ├── lt │ ├── lt.c │ ├── mul │ ├── mul.c │ ├── ne │ ├── ne.c │ ├── neg │ ├── neg.c │ ├── single_max │ ├── single_max.c │ ├── single_min │ ├── single_min.c │ ├── single_to_int │ ├── single_to_int.c │ ├── single_to_unsigned_int │ ├── single_to_unsigned_int.c │ ├── sqrt │ ├── sqrt.c │ ├── to_float │ ├── to_int │ ├── trunc │ ├── trunc.c │ ├── unsigned_int_to_double │ ├── unsigned_int_to_double.c │ ├── unsigned_int_to_single │ └── unsigned_int_to_single.c ├── regression_tests ├── single_max.v ├── single_max_tb.v ├── single_min.v ├── single_min_tb.v ├── single_to_int.v ├── single_to_int_tb.v ├── single_to_unsigned_int.v ├── single_to_unsigned_int_tb.v ├── sqrt.py ├── sqrt.v ├── sqrt_tb.v ├── stim │ └── .gitignore ├── test_cores.py ├── test_double_cores.py ├── to_float.v ├── to_int.v ├── trunc.v ├── trunc_tb.v ├── unsigned_int_to_double.v ├── unsigned_int_to_double_tb.v ├── unsigned_int_to_single.v └── unsigned_int_to_single_tb.v └── ip_generator ├── __init__.py ├── fifo.py ├── float.py ├── library.py ├── pipeliner.py └── test_probe.py /.gitignore: -------------------------------------------------------------------------------- 1 | *.pyc 2 | *.swp 3 | -------------------------------------------------------------------------------- /.pre-commit-config.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/.pre-commit-config.yaml -------------------------------------------------------------------------------- /COPYING.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/COPYING.txt -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/README.md -------------------------------------------------------------------------------- /components/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/.gitignore -------------------------------------------------------------------------------- /components/abs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/abs.v -------------------------------------------------------------------------------- /components/abs_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/abs_tb.v -------------------------------------------------------------------------------- /components/add.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/add.v -------------------------------------------------------------------------------- /components/add_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/add_tb.v -------------------------------------------------------------------------------- /components/ceil.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ceil.v -------------------------------------------------------------------------------- /components/ceil_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ceil_tb.v -------------------------------------------------------------------------------- /components/cores.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/cores.py -------------------------------------------------------------------------------- /components/div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/div.v -------------------------------------------------------------------------------- /components/div_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/div_tb.v -------------------------------------------------------------------------------- /components/double_abs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_abs.v -------------------------------------------------------------------------------- /components/double_abs_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_abs_tb.v -------------------------------------------------------------------------------- /components/double_add.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_add.v -------------------------------------------------------------------------------- /components/double_add_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_add_tb.v -------------------------------------------------------------------------------- /components/double_ceil.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ceil.v -------------------------------------------------------------------------------- /components/double_ceil_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ceil_tb.v -------------------------------------------------------------------------------- /components/double_div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_div.v -------------------------------------------------------------------------------- /components/double_div_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_div_tb.v -------------------------------------------------------------------------------- /components/double_eq.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_eq.v -------------------------------------------------------------------------------- /components/double_eq_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_eq_tb.v -------------------------------------------------------------------------------- /components/double_floor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_floor.v -------------------------------------------------------------------------------- /components/double_floor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_floor_tb.v -------------------------------------------------------------------------------- /components/double_ge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ge.v -------------------------------------------------------------------------------- /components/double_ge_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ge_tb.v -------------------------------------------------------------------------------- /components/double_gt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_gt.v -------------------------------------------------------------------------------- /components/double_gt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_gt_tb.v -------------------------------------------------------------------------------- /components/double_le.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_le.v -------------------------------------------------------------------------------- /components/double_le_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_le_tb.v -------------------------------------------------------------------------------- /components/double_lt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_lt.v -------------------------------------------------------------------------------- /components/double_lt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_lt_tb.v -------------------------------------------------------------------------------- /components/double_max.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_max.v -------------------------------------------------------------------------------- /components/double_max_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_max_tb.v -------------------------------------------------------------------------------- /components/double_min.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_min.v -------------------------------------------------------------------------------- /components/double_min_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_min_tb.v -------------------------------------------------------------------------------- /components/double_mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_mul.v -------------------------------------------------------------------------------- /components/double_mul_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_mul_tb.v -------------------------------------------------------------------------------- /components/double_ne.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ne.v -------------------------------------------------------------------------------- /components/double_ne_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_ne_tb.v -------------------------------------------------------------------------------- /components/double_neg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_neg.v -------------------------------------------------------------------------------- /components/double_neg_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_neg_tb.v -------------------------------------------------------------------------------- /components/double_regression_tests: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_regression_tests -------------------------------------------------------------------------------- /components/double_sqrt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_sqrt.v -------------------------------------------------------------------------------- /components/double_sqrt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_sqrt_tb.v -------------------------------------------------------------------------------- /components/double_to_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_to_int.v -------------------------------------------------------------------------------- /components/double_to_int_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_to_int_tb.v -------------------------------------------------------------------------------- /components/double_to_unsigned_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_to_unsigned_int.v -------------------------------------------------------------------------------- /components/double_to_unsigned_int_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_to_unsigned_int_tb.v -------------------------------------------------------------------------------- /components/double_trunc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_trunc.v -------------------------------------------------------------------------------- /components/double_trunc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/double_trunc_tb.v -------------------------------------------------------------------------------- /components/eq.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/eq.v -------------------------------------------------------------------------------- /components/eq_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/eq_tb.v -------------------------------------------------------------------------------- /components/floor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/floor.v -------------------------------------------------------------------------------- /components/floor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/floor_tb.v -------------------------------------------------------------------------------- /components/ge.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ge.v -------------------------------------------------------------------------------- /components/ge_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ge_tb.v -------------------------------------------------------------------------------- /components/gt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/gt.v -------------------------------------------------------------------------------- /components/gt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/gt_tb.v -------------------------------------------------------------------------------- /components/int_to_double.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/int_to_double.v -------------------------------------------------------------------------------- /components/int_to_double_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/int_to_double_tb.v -------------------------------------------------------------------------------- /components/int_to_single.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/int_to_single.v -------------------------------------------------------------------------------- /components/int_to_single_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/int_to_single_tb.v -------------------------------------------------------------------------------- /components/le.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/le.v -------------------------------------------------------------------------------- /components/le_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/le_tb.v -------------------------------------------------------------------------------- /components/lt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/lt.v -------------------------------------------------------------------------------- /components/lt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/lt_tb.v -------------------------------------------------------------------------------- /components/mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/mul.v -------------------------------------------------------------------------------- /components/mul_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/mul_tb.v -------------------------------------------------------------------------------- /components/ne.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ne.v -------------------------------------------------------------------------------- /components/ne_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/ne_tb.v -------------------------------------------------------------------------------- /components/nearest_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/nearest_tb.v -------------------------------------------------------------------------------- /components/neg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/neg.v -------------------------------------------------------------------------------- /components/neg_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/neg_tb.v -------------------------------------------------------------------------------- /components/reference_tests/abs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/abs -------------------------------------------------------------------------------- /components/reference_tests/abs.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/abs.c -------------------------------------------------------------------------------- /components/reference_tests/add: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/add -------------------------------------------------------------------------------- /components/reference_tests/add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/add.c -------------------------------------------------------------------------------- /components/reference_tests/ceil: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ceil -------------------------------------------------------------------------------- /components/reference_tests/ceil.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ceil.c -------------------------------------------------------------------------------- /components/reference_tests/compile_reference_tests: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/compile_reference_tests -------------------------------------------------------------------------------- /components/reference_tests/div: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/div -------------------------------------------------------------------------------- /components/reference_tests/div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/div.c -------------------------------------------------------------------------------- /components/reference_tests/double_abs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_abs -------------------------------------------------------------------------------- /components/reference_tests/double_abs.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_abs.c -------------------------------------------------------------------------------- /components/reference_tests/double_add: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_add -------------------------------------------------------------------------------- /components/reference_tests/double_add.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_add.c -------------------------------------------------------------------------------- /components/reference_tests/double_ceil: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ceil -------------------------------------------------------------------------------- /components/reference_tests/double_ceil.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ceil.c -------------------------------------------------------------------------------- /components/reference_tests/double_div: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_div -------------------------------------------------------------------------------- /components/reference_tests/double_div.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_div.c -------------------------------------------------------------------------------- /components/reference_tests/double_eq: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_eq -------------------------------------------------------------------------------- /components/reference_tests/double_eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_eq.c -------------------------------------------------------------------------------- /components/reference_tests/double_floor: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_floor -------------------------------------------------------------------------------- /components/reference_tests/double_floor.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_floor.c -------------------------------------------------------------------------------- /components/reference_tests/double_ge: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ge -------------------------------------------------------------------------------- /components/reference_tests/double_ge.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ge.c -------------------------------------------------------------------------------- /components/reference_tests/double_gt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_gt -------------------------------------------------------------------------------- /components/reference_tests/double_gt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_gt.c -------------------------------------------------------------------------------- /components/reference_tests/double_le: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_le -------------------------------------------------------------------------------- /components/reference_tests/double_le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_le.c -------------------------------------------------------------------------------- /components/reference_tests/double_lt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_lt -------------------------------------------------------------------------------- /components/reference_tests/double_lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_lt.c -------------------------------------------------------------------------------- /components/reference_tests/double_max: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_max -------------------------------------------------------------------------------- /components/reference_tests/double_max.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_max.c -------------------------------------------------------------------------------- /components/reference_tests/double_min: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_min -------------------------------------------------------------------------------- /components/reference_tests/double_min.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_min.c -------------------------------------------------------------------------------- /components/reference_tests/double_mul: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_mul -------------------------------------------------------------------------------- /components/reference_tests/double_mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_mul.c -------------------------------------------------------------------------------- /components/reference_tests/double_ne: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ne -------------------------------------------------------------------------------- /components/reference_tests/double_ne.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_ne.c -------------------------------------------------------------------------------- /components/reference_tests/double_neg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_neg -------------------------------------------------------------------------------- /components/reference_tests/double_neg.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_neg.c -------------------------------------------------------------------------------- /components/reference_tests/double_sqrt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_sqrt -------------------------------------------------------------------------------- /components/reference_tests/double_sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_sqrt.c -------------------------------------------------------------------------------- /components/reference_tests/double_to_int: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_to_int -------------------------------------------------------------------------------- /components/reference_tests/double_to_int.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_to_int.c -------------------------------------------------------------------------------- /components/reference_tests/double_to_unsigned_int: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_to_unsigned_int -------------------------------------------------------------------------------- /components/reference_tests/double_to_unsigned_int.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_to_unsigned_int.c -------------------------------------------------------------------------------- /components/reference_tests/double_trunc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_trunc -------------------------------------------------------------------------------- /components/reference_tests/double_trunc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/double_trunc.c -------------------------------------------------------------------------------- /components/reference_tests/eq: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/eq -------------------------------------------------------------------------------- /components/reference_tests/eq.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/eq.c -------------------------------------------------------------------------------- /components/reference_tests/floor: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/floor -------------------------------------------------------------------------------- /components/reference_tests/floor.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/floor.c -------------------------------------------------------------------------------- /components/reference_tests/ge: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ge -------------------------------------------------------------------------------- /components/reference_tests/ge.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ge.c -------------------------------------------------------------------------------- /components/reference_tests/gt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/gt -------------------------------------------------------------------------------- /components/reference_tests/gt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/gt.c -------------------------------------------------------------------------------- /components/reference_tests/int_to_double: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/int_to_double -------------------------------------------------------------------------------- /components/reference_tests/int_to_double.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/int_to_double.c -------------------------------------------------------------------------------- /components/reference_tests/int_to_single: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/int_to_single -------------------------------------------------------------------------------- /components/reference_tests/int_to_single.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/int_to_single.c -------------------------------------------------------------------------------- /components/reference_tests/le: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/le -------------------------------------------------------------------------------- /components/reference_tests/le.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/le.c -------------------------------------------------------------------------------- /components/reference_tests/lt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/lt -------------------------------------------------------------------------------- /components/reference_tests/lt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/lt.c -------------------------------------------------------------------------------- /components/reference_tests/mul: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/mul -------------------------------------------------------------------------------- /components/reference_tests/mul.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/mul.c -------------------------------------------------------------------------------- /components/reference_tests/ne: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ne -------------------------------------------------------------------------------- /components/reference_tests/ne.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/ne.c -------------------------------------------------------------------------------- /components/reference_tests/neg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/neg -------------------------------------------------------------------------------- /components/reference_tests/neg.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/neg.c -------------------------------------------------------------------------------- /components/reference_tests/single_max: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_max -------------------------------------------------------------------------------- /components/reference_tests/single_max.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_max.c -------------------------------------------------------------------------------- /components/reference_tests/single_min: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_min -------------------------------------------------------------------------------- /components/reference_tests/single_min.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_min.c -------------------------------------------------------------------------------- /components/reference_tests/single_to_int: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_to_int -------------------------------------------------------------------------------- /components/reference_tests/single_to_int.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_to_int.c -------------------------------------------------------------------------------- /components/reference_tests/single_to_unsigned_int: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_to_unsigned_int -------------------------------------------------------------------------------- /components/reference_tests/single_to_unsigned_int.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/single_to_unsigned_int.c -------------------------------------------------------------------------------- /components/reference_tests/sqrt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/sqrt -------------------------------------------------------------------------------- /components/reference_tests/sqrt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/sqrt.c -------------------------------------------------------------------------------- /components/reference_tests/to_float: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/to_float -------------------------------------------------------------------------------- /components/reference_tests/to_int: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/to_int -------------------------------------------------------------------------------- /components/reference_tests/trunc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/trunc -------------------------------------------------------------------------------- /components/reference_tests/trunc.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/trunc.c -------------------------------------------------------------------------------- /components/reference_tests/unsigned_int_to_double: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/unsigned_int_to_double -------------------------------------------------------------------------------- /components/reference_tests/unsigned_int_to_double.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/unsigned_int_to_double.c -------------------------------------------------------------------------------- /components/reference_tests/unsigned_int_to_single: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/unsigned_int_to_single -------------------------------------------------------------------------------- /components/reference_tests/unsigned_int_to_single.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/reference_tests/unsigned_int_to_single.c -------------------------------------------------------------------------------- /components/regression_tests: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/regression_tests -------------------------------------------------------------------------------- /components/single_max.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_max.v -------------------------------------------------------------------------------- /components/single_max_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_max_tb.v -------------------------------------------------------------------------------- /components/single_min.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_min.v -------------------------------------------------------------------------------- /components/single_min_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_min_tb.v -------------------------------------------------------------------------------- /components/single_to_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_to_int.v -------------------------------------------------------------------------------- /components/single_to_int_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_to_int_tb.v -------------------------------------------------------------------------------- /components/single_to_unsigned_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_to_unsigned_int.v -------------------------------------------------------------------------------- /components/single_to_unsigned_int_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/single_to_unsigned_int_tb.v -------------------------------------------------------------------------------- /components/sqrt.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/sqrt.py -------------------------------------------------------------------------------- /components/sqrt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/sqrt.v -------------------------------------------------------------------------------- /components/sqrt_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/sqrt_tb.v -------------------------------------------------------------------------------- /components/stim/.gitignore: -------------------------------------------------------------------------------- 1 | * 2 | !.gitignore 3 | -------------------------------------------------------------------------------- /components/test_cores.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/test_cores.py -------------------------------------------------------------------------------- /components/test_double_cores.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/test_double_cores.py -------------------------------------------------------------------------------- /components/to_float.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/to_float.v -------------------------------------------------------------------------------- /components/to_int.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/to_int.v -------------------------------------------------------------------------------- /components/trunc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/trunc.v -------------------------------------------------------------------------------- /components/trunc_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/trunc_tb.v -------------------------------------------------------------------------------- /components/unsigned_int_to_double.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/unsigned_int_to_double.v -------------------------------------------------------------------------------- /components/unsigned_int_to_double_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/unsigned_int_to_double_tb.v -------------------------------------------------------------------------------- /components/unsigned_int_to_single.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/unsigned_int_to_single.v -------------------------------------------------------------------------------- /components/unsigned_int_to_single_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/components/unsigned_int_to_single_tb.v -------------------------------------------------------------------------------- /ip_generator/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /ip_generator/fifo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/ip_generator/fifo.py -------------------------------------------------------------------------------- /ip_generator/float.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/ip_generator/float.py -------------------------------------------------------------------------------- /ip_generator/library.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/ip_generator/library.py -------------------------------------------------------------------------------- /ip_generator/pipeliner.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/ip_generator/pipeliner.py -------------------------------------------------------------------------------- /ip_generator/test_probe.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/dawsonjon/verilog-math/HEAD/ip_generator/test_probe.py --------------------------------------------------------------------------------