├── README.md ├── Top.v ├── fpga_swd_2 ├── fpga_swd.h └── fpga_swd_2.ino ├── icestick.pcf ├── project ├── build.properties ├── plugins.sbt ├── project │ └── target │ │ └── config-classes │ │ ├── $11933bf543191ceb629c$$anonfun$$sbtdef$1.class │ │ ├── $11933bf543191ceb629c$.class │ │ ├── $11933bf543191ceb629c.cache │ │ └── $11933bf543191ceb629c.class └── target │ ├── config-classes │ ├── $052a44782576165ef6f2$$anonfun$$sbtdef$1.class │ ├── $052a44782576165ef6f2$.class │ ├── $052a44782576165ef6f2.cache │ ├── $052a44782576165ef6f2.class │ ├── $1a69ab55e3e6247115a5$$anonfun$$sbtdef$1.class │ ├── $1a69ab55e3e6247115a5$.class │ ├── $1a69ab55e3e6247115a5.cache │ ├── $1a69ab55e3e6247115a5.class │ ├── $4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1$$anonfun$apply$1.class │ ├── $4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1.class │ ├── $4fbf35c5103c86f5cb40$.class │ ├── $4fbf35c5103c86f5cb40.cache │ ├── $4fbf35c5103c86f5cb40.class │ ├── $81eec9ef00c970e0dbd8$$anonfun$$sbtdef$1.class │ ├── $81eec9ef00c970e0dbd8$.class │ ├── $81eec9ef00c970e0dbd8.cache │ ├── $81eec9ef00c970e0dbd8.class │ ├── $ac15debf6f88ea3e5bfd$$anonfun$$sbtdef$1.class │ ├── $ac15debf6f88ea3e5bfd$.class │ ├── $ac15debf6f88ea3e5bfd.cache │ ├── $ac15debf6f88ea3e5bfd.class │ ├── $bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1$$anonfun$apply$2.class │ ├── $bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1.class │ ├── $bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1.class │ ├── $bf8e52aab5b52bddfe2e$.class │ ├── $bf8e52aab5b52bddfe2e.cache │ ├── $bf8e52aab5b52bddfe2e.class │ ├── $c992c1ac736499f537bc$$anonfun$$sbtdef$1.class │ ├── $c992c1ac736499f537bc$.class │ ├── $c992c1ac736499f537bc.cache │ ├── $c992c1ac736499f537bc.class │ ├── $d55667a6a7da34c38cfb$.class │ ├── $d55667a6a7da34c38cfb.cache │ ├── $d55667a6a7da34c38cfb.class │ ├── $d698e6ac6a1561aee690$$anonfun$$sbtdef$1.class │ ├── $d698e6ac6a1561aee690$.class │ ├── $d698e6ac6a1561aee690.cache │ └── $d698e6ac6a1561aee690.class │ ├── resolution-cache │ ├── default │ │ └── fpga_swd-build │ │ │ └── scala_2.10 │ │ │ └── sbt_0.13 │ │ │ └── 0.1-SNAPSHOT │ │ │ ├── resolved.xml.properties │ │ │ └── resolved.xml.xml │ └── reports │ │ ├── default-fpga_swd-build-compile-internal.xml │ │ ├── default-fpga_swd-build-compile.xml │ │ ├── default-fpga_swd-build-docs.xml │ │ ├── default-fpga_swd-build-optional.xml │ │ ├── default-fpga_swd-build-plugin.xml │ │ ├── default-fpga_swd-build-pom.xml │ │ ├── default-fpga_swd-build-provided.xml │ │ ├── default-fpga_swd-build-runtime-internal.xml │ │ ├── default-fpga_swd-build-runtime.xml │ │ ├── default-fpga_swd-build-scala-tool.xml │ │ ├── default-fpga_swd-build-sources.xml │ │ ├── default-fpga_swd-build-test-internal.xml │ │ ├── default-fpga_swd-build-test.xml │ │ ├── ivy-report.css │ │ └── ivy-report.xsl │ └── streams │ ├── $global │ ├── $global │ │ └── $global │ │ │ └── streams │ │ │ └── out │ ├── dependencyPositions │ │ └── $global │ │ │ └── streams │ │ │ └── update_cache_2.10 │ │ │ ├── input_dsp │ │ │ └── output_dsp │ ├── ivyConfiguration │ │ └── $global │ │ │ └── streams │ │ │ └── out │ ├── ivySbt │ │ └── $global │ │ │ └── streams │ │ │ └── out │ ├── projectDescriptors │ │ └── $global │ │ │ └── streams │ │ │ └── out │ ├── update │ │ └── $global │ │ │ └── streams │ │ │ ├── out │ │ │ └── update_cache_2.10 │ │ │ ├── inputs │ │ │ └── output │ └── updateSbtClassifiers │ │ └── $global │ │ └── streams │ │ └── out │ ├── compile │ ├── $global │ │ └── $global │ │ │ └── discoveredMainClasses │ │ │ └── data │ ├── compile │ │ └── $global │ │ │ └── streams │ │ │ └── out │ ├── compileIncremental │ │ └── $global │ │ │ └── streams │ │ │ ├── export │ │ │ └── out │ ├── copyResources │ │ └── $global │ │ │ └── streams │ │ │ ├── copy-resources │ │ │ └── out │ ├── dependencyClasspath │ │ └── $global │ │ │ └── streams │ │ │ └── export │ ├── exportedProducts │ │ └── $global │ │ │ └── streams │ │ │ └── export │ ├── externalDependencyClasspath │ │ └── $global │ │ │ └── streams │ │ │ └── export │ ├── internalDependencyClasspath │ │ └── $global │ │ │ └── streams │ │ │ └── export │ ├── managedClasspath │ │ └── $global │ │ │ └── streams │ │ │ └── export │ ├── unmanagedClasspath │ │ └── $global │ │ │ └── streams │ │ │ └── export │ └── unmanagedJars │ │ └── $global │ │ └── streams │ │ └── export │ └── runtime │ ├── dependencyClasspath │ └── $global │ │ └── streams │ │ └── export │ ├── exportedProducts │ └── $global │ │ └── streams │ │ └── export │ ├── externalDependencyClasspath │ └── $global │ │ └── streams │ │ └── export │ ├── fullClasspath │ └── $global │ │ └── streams │ │ └── export │ ├── internalDependencyClasspath │ └── $global │ │ └── streams │ │ └── export │ ├── managedClasspath │ └── $global │ │ └── streams │ │ └── export │ ├── unmanagedClasspath │ └── $global │ │ └── streams │ │ └── export │ └── unmanagedJars │ └── $global │ └── streams │ └── export └── src ├── main └── scala │ └── modules │ ├── BRAM.scala │ ├── DoubleBarrel.scala │ ├── FIFO.scala │ ├── Helpers.scala │ ├── SPIDecode.scala │ ├── SPIFastRead.scala │ ├── SPISlave.scala │ ├── SWD.scala │ └── SWDTop.scala └── test └── scala └── modules ├── CounterUnitTest.scala ├── DoubleBarrelUnitTest.scala ├── EdgeBufferUnitTest.scala ├── FifoUnitTest.scala ├── SPIDecodeUnitTest.scala ├── SPIFastReadUnitTest.scala ├── SPISlaveUnitTest.scala ├── SWDUnitTest.scala ├── TimerUnitTest.scala └── TopUnitTest.scala /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/README.md -------------------------------------------------------------------------------- /Top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/Top.v -------------------------------------------------------------------------------- /fpga_swd_2/fpga_swd.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/fpga_swd_2/fpga_swd.h -------------------------------------------------------------------------------- /fpga_swd_2/fpga_swd_2.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/fpga_swd_2/fpga_swd_2.ino -------------------------------------------------------------------------------- /icestick.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/icestick.pcf -------------------------------------------------------------------------------- /project/build.properties: -------------------------------------------------------------------------------- 1 | sbt.version = 0.13.11 2 | -------------------------------------------------------------------------------- /project/plugins.sbt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/plugins.sbt -------------------------------------------------------------------------------- /project/project/target/config-classes/$11933bf543191ceb629c$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/project/target/config-classes/$11933bf543191ceb629c$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/project/target/config-classes/$11933bf543191ceb629c$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/project/target/config-classes/$11933bf543191ceb629c$.class -------------------------------------------------------------------------------- /project/project/target/config-classes/$11933bf543191ceb629c.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/project/target/config-classes/$11933bf543191ceb629c.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/project/target/config-classes/$11933bf543191ceb629c.class -------------------------------------------------------------------------------- /project/target/config-classes/$052a44782576165ef6f2$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$052a44782576165ef6f2$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$052a44782576165ef6f2$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$052a44782576165ef6f2$.class -------------------------------------------------------------------------------- /project/target/config-classes/$052a44782576165ef6f2.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$052a44782576165ef6f2.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$052a44782576165ef6f2.class -------------------------------------------------------------------------------- /project/target/config-classes/$1a69ab55e3e6247115a5$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$1a69ab55e3e6247115a5$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$1a69ab55e3e6247115a5$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$1a69ab55e3e6247115a5$.class -------------------------------------------------------------------------------- /project/target/config-classes/$1a69ab55e3e6247115a5.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$1a69ab55e3e6247115a5.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$1a69ab55e3e6247115a5.class -------------------------------------------------------------------------------- /project/target/config-classes/$4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1$$anonfun$apply$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1$$anonfun$apply$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$4fbf35c5103c86f5cb40$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$4fbf35c5103c86f5cb40$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$4fbf35c5103c86f5cb40$.class -------------------------------------------------------------------------------- /project/target/config-classes/$4fbf35c5103c86f5cb40.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$4fbf35c5103c86f5cb40.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$4fbf35c5103c86f5cb40.class -------------------------------------------------------------------------------- /project/target/config-classes/$81eec9ef00c970e0dbd8$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$81eec9ef00c970e0dbd8$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$81eec9ef00c970e0dbd8$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$81eec9ef00c970e0dbd8$.class -------------------------------------------------------------------------------- /project/target/config-classes/$81eec9ef00c970e0dbd8.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$81eec9ef00c970e0dbd8.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$81eec9ef00c970e0dbd8.class -------------------------------------------------------------------------------- /project/target/config-classes/$ac15debf6f88ea3e5bfd$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$ac15debf6f88ea3e5bfd$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$ac15debf6f88ea3e5bfd$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$ac15debf6f88ea3e5bfd$.class -------------------------------------------------------------------------------- /project/target/config-classes/$ac15debf6f88ea3e5bfd.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$ac15debf6f88ea3e5bfd.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$ac15debf6f88ea3e5bfd.class -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1$$anonfun$apply$2.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1$$anonfun$apply$2.class -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1$$anonfun$apply$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$bf8e52aab5b52bddfe2e$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$bf8e52aab5b52bddfe2e$.class -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$bf8e52aab5b52bddfe2e.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$bf8e52aab5b52bddfe2e.class -------------------------------------------------------------------------------- /project/target/config-classes/$c992c1ac736499f537bc$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$c992c1ac736499f537bc$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$c992c1ac736499f537bc$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$c992c1ac736499f537bc$.class -------------------------------------------------------------------------------- /project/target/config-classes/$c992c1ac736499f537bc.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$c992c1ac736499f537bc.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$c992c1ac736499f537bc.class -------------------------------------------------------------------------------- /project/target/config-classes/$d55667a6a7da34c38cfb$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$d55667a6a7da34c38cfb$.class -------------------------------------------------------------------------------- /project/target/config-classes/$d55667a6a7da34c38cfb.cache: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/config-classes/$d55667a6a7da34c38cfb.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$d55667a6a7da34c38cfb.class -------------------------------------------------------------------------------- /project/target/config-classes/$d698e6ac6a1561aee690$$anonfun$$sbtdef$1.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$d698e6ac6a1561aee690$$anonfun$$sbtdef$1.class -------------------------------------------------------------------------------- /project/target/config-classes/$d698e6ac6a1561aee690$.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$d698e6ac6a1561aee690$.class -------------------------------------------------------------------------------- /project/target/config-classes/$d698e6ac6a1561aee690.cache: -------------------------------------------------------------------------------- 1 | sbt.internals.DslEntry -------------------------------------------------------------------------------- /project/target/config-classes/$d698e6ac6a1561aee690.class: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/config-classes/$d698e6ac6a1561aee690.class -------------------------------------------------------------------------------- /project/target/resolution-cache/default/fpga_swd-build/scala_2.10/sbt_0.13/0.1-SNAPSHOT/resolved.xml.properties: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/default/fpga_swd-build/scala_2.10/sbt_0.13/0.1-SNAPSHOT/resolved.xml.properties -------------------------------------------------------------------------------- /project/target/resolution-cache/default/fpga_swd-build/scala_2.10/sbt_0.13/0.1-SNAPSHOT/resolved.xml.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/default/fpga_swd-build/scala_2.10/sbt_0.13/0.1-SNAPSHOT/resolved.xml.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-compile-internal.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-compile-internal.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-compile.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-compile.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-docs.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-docs.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-optional.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-optional.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-plugin.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-plugin.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-pom.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-pom.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-provided.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-provided.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-runtime-internal.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-runtime-internal.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-runtime.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-runtime.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-scala-tool.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-scala-tool.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-sources.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-sources.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-test-internal.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-test-internal.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/default-fpga_swd-build-test.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/default-fpga_swd-build-test.xml -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/ivy-report.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/ivy-report.css -------------------------------------------------------------------------------- /project/target/resolution-cache/reports/ivy-report.xsl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/resolution-cache/reports/ivy-report.xsl -------------------------------------------------------------------------------- /project/target/streams/$global/$global/$global/streams/out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/$global/dependencyPositions/$global/streams/update_cache_2.10/input_dsp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/dependencyPositions/$global/streams/update_cache_2.10/input_dsp -------------------------------------------------------------------------------- /project/target/streams/$global/dependencyPositions/$global/streams/update_cache_2.10/output_dsp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/dependencyPositions/$global/streams/update_cache_2.10/output_dsp -------------------------------------------------------------------------------- /project/target/streams/$global/ivyConfiguration/$global/streams/out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/ivyConfiguration/$global/streams/out -------------------------------------------------------------------------------- /project/target/streams/$global/ivySbt/$global/streams/out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/$global/projectDescriptors/$global/streams/out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/$global/update/$global/streams/out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/update/$global/streams/out -------------------------------------------------------------------------------- /project/target/streams/$global/update/$global/streams/update_cache_2.10/inputs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/update/$global/streams/update_cache_2.10/inputs -------------------------------------------------------------------------------- /project/target/streams/$global/update/$global/streams/update_cache_2.10/output: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/$global/update/$global/streams/update_cache_2.10/output -------------------------------------------------------------------------------- /project/target/streams/$global/updateSbtClassifiers/$global/streams/out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/compile/$global/$global/discoveredMainClasses/data: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/compile/compile/$global/streams/out: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/compile/compileIncremental/$global/streams/export: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /project/target/streams/compile/compileIncremental/$global/streams/out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/compileIncremental/$global/streams/out -------------------------------------------------------------------------------- /project/target/streams/compile/copyResources/$global/streams/copy-resources: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/copyResources/$global/streams/copy-resources -------------------------------------------------------------------------------- /project/target/streams/compile/copyResources/$global/streams/out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/copyResources/$global/streams/out -------------------------------------------------------------------------------- /project/target/streams/compile/dependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/dependencyClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/compile/exportedProducts/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/exportedProducts/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/compile/externalDependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/externalDependencyClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/compile/internalDependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/compile/managedClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/compile/managedClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/compile/unmanagedClasspath/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/compile/unmanagedJars/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/runtime/dependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/runtime/dependencyClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/runtime/exportedProducts/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/runtime/exportedProducts/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/runtime/externalDependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/runtime/fullClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/runtime/fullClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/runtime/internalDependencyClasspath/$global/streams/export: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/project/target/streams/runtime/internalDependencyClasspath/$global/streams/export -------------------------------------------------------------------------------- /project/target/streams/runtime/managedClasspath/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/runtime/unmanagedClasspath/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /project/target/streams/runtime/unmanagedJars/$global/streams/export: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /src/main/scala/modules/BRAM.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/BRAM.scala -------------------------------------------------------------------------------- /src/main/scala/modules/DoubleBarrel.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/DoubleBarrel.scala -------------------------------------------------------------------------------- /src/main/scala/modules/FIFO.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/FIFO.scala -------------------------------------------------------------------------------- /src/main/scala/modules/Helpers.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/Helpers.scala -------------------------------------------------------------------------------- /src/main/scala/modules/SPIDecode.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/SPIDecode.scala -------------------------------------------------------------------------------- /src/main/scala/modules/SPIFastRead.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/SPIFastRead.scala -------------------------------------------------------------------------------- /src/main/scala/modules/SPISlave.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/SPISlave.scala -------------------------------------------------------------------------------- /src/main/scala/modules/SWD.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/SWD.scala -------------------------------------------------------------------------------- /src/main/scala/modules/SWDTop.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/main/scala/modules/SWDTop.scala -------------------------------------------------------------------------------- /src/test/scala/modules/CounterUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/CounterUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/DoubleBarrelUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/DoubleBarrelUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/EdgeBufferUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/EdgeBufferUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/FifoUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/FifoUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/SPIDecodeUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/SPIDecodeUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/SPIFastReadUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/SPIFastReadUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/SPISlaveUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/SPISlaveUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/SWDUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/SWDUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/TimerUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/TimerUnitTest.scala -------------------------------------------------------------------------------- /src/test/scala/modules/TopUnitTest.scala: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deanm1278/FPGA_SWD/HEAD/src/test/scala/modules/TopUnitTest.scala --------------------------------------------------------------------------------