├── CPP ├── Board.cpp ├── Board.h ├── Makefile ├── Timer.cpp ├── Timer.h └── main.cpp ├── MATLAB ├── Image_to_Text.m └── Text_to_Image.m ├── README.md └── VHDL ├── add_pipe.vhd ├── comparator.vhd ├── comparator1.vhd ├── config_pkg.vhd ├── controller.vhd ├── datapath.vhd ├── datapathGx.vhd ├── datapathGy.vhd ├── datapath_thresh.vhd ├── gxgyBuffer.vhd ├── ip_address_generator_1.vhd ├── ip_address_generator_2.vhd ├── ip_address_generator_3.vhd ├── ip_ram.vhd ├── memory_map.vhd ├── mult_pipe.vhd ├── op_address_generator.vhd ├── op_ram.vhd ├── regbit.vhd ├── register.vhd ├── rshift_1.vhd ├── rshift_2.vhd ├── rshift_3.vhd ├── smartBuffer.vhd ├── smartBufferV.vhd ├── sub_pipe.vhd ├── threshold_comp.vhd ├── user_app.vhd └── wrapper.vhd /CPP/Board.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/Board.cpp -------------------------------------------------------------------------------- /CPP/Board.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/Board.h -------------------------------------------------------------------------------- /CPP/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/Makefile -------------------------------------------------------------------------------- /CPP/Timer.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/Timer.cpp -------------------------------------------------------------------------------- /CPP/Timer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/Timer.h -------------------------------------------------------------------------------- /CPP/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/CPP/main.cpp -------------------------------------------------------------------------------- /MATLAB/Image_to_Text.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/MATLAB/Image_to_Text.m -------------------------------------------------------------------------------- /MATLAB/Text_to_Image.m: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/MATLAB/Text_to_Image.m -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/README.md -------------------------------------------------------------------------------- /VHDL/add_pipe.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/add_pipe.vhd -------------------------------------------------------------------------------- /VHDL/comparator.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/comparator.vhd -------------------------------------------------------------------------------- /VHDL/comparator1.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/comparator1.vhd -------------------------------------------------------------------------------- /VHDL/config_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/config_pkg.vhd -------------------------------------------------------------------------------- /VHDL/controller.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/controller.vhd -------------------------------------------------------------------------------- /VHDL/datapath.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/datapath.vhd -------------------------------------------------------------------------------- /VHDL/datapathGx.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/datapathGx.vhd -------------------------------------------------------------------------------- /VHDL/datapathGy.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/datapathGy.vhd -------------------------------------------------------------------------------- /VHDL/datapath_thresh.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/datapath_thresh.vhd -------------------------------------------------------------------------------- /VHDL/gxgyBuffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/gxgyBuffer.vhd -------------------------------------------------------------------------------- /VHDL/ip_address_generator_1.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/ip_address_generator_1.vhd -------------------------------------------------------------------------------- /VHDL/ip_address_generator_2.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/ip_address_generator_2.vhd -------------------------------------------------------------------------------- /VHDL/ip_address_generator_3.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/ip_address_generator_3.vhd -------------------------------------------------------------------------------- /VHDL/ip_ram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/ip_ram.vhd -------------------------------------------------------------------------------- /VHDL/memory_map.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/memory_map.vhd -------------------------------------------------------------------------------- /VHDL/mult_pipe.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/mult_pipe.vhd -------------------------------------------------------------------------------- /VHDL/op_address_generator.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/op_address_generator.vhd -------------------------------------------------------------------------------- /VHDL/op_ram.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/op_ram.vhd -------------------------------------------------------------------------------- /VHDL/regbit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/regbit.vhd -------------------------------------------------------------------------------- /VHDL/register.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/register.vhd -------------------------------------------------------------------------------- /VHDL/rshift_1.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/rshift_1.vhd -------------------------------------------------------------------------------- /VHDL/rshift_2.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/rshift_2.vhd -------------------------------------------------------------------------------- /VHDL/rshift_3.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/rshift_3.vhd -------------------------------------------------------------------------------- /VHDL/smartBuffer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/smartBuffer.vhd -------------------------------------------------------------------------------- /VHDL/smartBufferV.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/smartBufferV.vhd -------------------------------------------------------------------------------- /VHDL/sub_pipe.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/sub_pipe.vhd -------------------------------------------------------------------------------- /VHDL/threshold_comp.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/threshold_comp.vhd -------------------------------------------------------------------------------- /VHDL/user_app.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/user_app.vhd -------------------------------------------------------------------------------- /VHDL/wrapper.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/deepaktabraham/FPGA-Acceleration-of-Canny-Edge-Detection-Algorithm/HEAD/VHDL/wrapper.vhd --------------------------------------------------------------------------------