├── .gitignore ├── LICENSE ├── LICENSE.amd-ucode ├── LICENSE.intel-ucode ├── README.md ├── amd-ucodegen-tweak.diff ├── index-amd-official.txt ├── index-amd.txt ├── index-intel-official.txt ├── index-intel.txt ├── microcode ├── amd-ucode │ ├── LICENSE.amd-ucode │ ├── microcode_amd.bin.official │ ├── microcode_amd.bin.resigned │ ├── microcode_amd_fam15h.bin.official │ ├── microcode_amd_fam15h.bin.resigned │ ├── microcode_amd_fam16h.bin.official │ ├── microcode_amd_fam16h.bin.resigned │ ├── microcode_amd_fam17h.bin.official │ ├── microcode_amd_fam17h.bin.resigned │ ├── microcode_amd_fam19h.bin.official │ ├── microcode_amd_fam19h.bin.resigned │ ├── microcode_amd_fam1ah.bin.official │ └── microcode_amd_fam1ah.bin.resigned └── intel-ucode │ ├── 06-01-01 │ ├── 06-01-02 │ ├── 06-01-06 │ ├── 06-01-07 │ ├── 06-01-09 │ ├── 06-03-00 │ ├── 06-03-02 │ ├── 06-03-03 │ ├── 06-03-04 │ ├── 06-05-00 │ ├── 06-05-01 │ ├── 06-05-02 │ ├── 06-05-03 │ ├── 06-06-00 │ ├── 06-06-05 │ ├── 06-06-0a │ ├── 06-06-0d │ ├── 06-07-00 │ ├── 06-07-01 │ ├── 06-07-02 │ ├── 06-07-03 │ ├── 06-08-00 │ ├── 06-08-01 │ ├── 06-08-03 │ ├── 06-08-06 │ ├── 06-08-0a │ ├── 06-09-00 │ ├── 06-09-01 │ ├── 06-09-02 │ ├── 06-09-04 │ ├── 06-09-05 │ ├── 06-09-06 │ ├── 06-0a-00 │ ├── 06-0a-01 │ ├── 06-0a-04 │ ├── 06-0b-00 │ ├── 06-0b-01 │ ├── 06-0b-04 │ ├── 06-0d-00 │ ├── 06-0d-01 │ ├── 06-0d-02 │ ├── 06-0d-06 │ ├── 06-0d-08 │ ├── 06-0e-00 │ ├── 06-0e-01 │ ├── 06-0e-04 │ ├── 06-0e-08 │ ├── 06-0e-0c │ ├── 06-0f-00 │ ├── 06-0f-01 │ ├── 06-0f-02 │ ├── 06-0f-04 │ ├── 06-0f-05 │ ├── 06-0f-06 │ ├── 06-0f-07 │ ├── 06-0f-09 │ ├── 06-0f-0a │ ├── 06-0f-0b │ ├── 06-0f-0d │ ├── 06-15-00 │ ├── 06-16-00 │ ├── 06-16-01 │ ├── 06-17-00 │ ├── 06-17-01 │ ├── 06-17-04 │ ├── 06-17-06 │ ├── 06-17-07 │ ├── 06-17-0a │ ├── 06-1a-04 │ ├── 06-1a-05 │ ├── 06-1c-01 │ ├── 06-1c-02 │ ├── 06-1c-09 │ ├── 06-1c-0a │ ├── 06-1d-00 │ ├── 06-1d-01 │ ├── 06-1e-04 │ ├── 06-1e-05 │ ├── 06-25-02 │ ├── 06-25-05 │ ├── 06-26-01 │ ├── 06-2a-00 │ ├── 06-2a-01 │ ├── 06-2a-02 │ ├── 06-2a-03 │ ├── 06-2a-04 │ ├── 06-2a-05 │ ├── 06-2a-06 │ ├── 06-2a-07 │ ├── 06-2c-01 │ ├── 06-2c-02 │ ├── 06-2d-05 │ ├── 06-2d-06 │ ├── 06-2d-07 │ ├── 06-2e-06 │ ├── 06-2f-00 │ ├── 06-2f-01 │ ├── 06-2f-02 │ ├── 06-35-00 │ ├── 06-35-01 │ ├── 06-36-00 │ ├── 06-36-01 │ ├── 06-36-09 │ ├── 06-37-01 │ ├── 06-37-02 │ ├── 06-37-03 │ ├── 06-37-08 │ ├── 06-37-09 │ ├── 06-3a-00 │ ├── 06-3a-02 │ ├── 06-3a-04 │ ├── 06-3a-05 │ ├── 06-3a-06 │ ├── 06-3a-08 │ ├── 06-3a-09 │ ├── 06-3c-03 │ ├── 06-3d-04 │ ├── 06-3e-00 │ ├── 06-3e-02 │ ├── 06-3e-03 │ ├── 06-3e-04 │ ├── 06-3e-06 │ ├── 06-3e-07 │ ├── 06-3f-01 │ ├── 06-3f-02 │ ├── 06-3f-03 │ ├── 06-3f-04 │ ├── 06-45-01 │ ├── 06-46-01 │ ├── 06-47-01 │ ├── 06-4a-08 │ ├── 06-4a-09 │ ├── 06-4c-01 │ ├── 06-4c-02 │ ├── 06-4c-03 │ ├── 06-4c-04 │ ├── 06-4d-00 │ ├── 06-4d-08 │ ├── 06-4e-01 │ ├── 06-4e-02 │ ├── 06-4e-03 │ ├── 06-4e-08 │ ├── 06-4f-00 │ ├── 06-4f-01 │ ├── 06-55-03 │ ├── 06-55-04 │ ├── 06-55-05 │ ├── 06-55-06 │ ├── 06-55-07 │ ├── 06-55-0b │ ├── 06-56-02 │ ├── 06-56-03 │ ├── 06-56-04 │ ├── 06-56-05 │ ├── 06-57-01 │ ├── 06-5a-00 │ ├── 06-5c-02 │ ├── 06-5c-08 │ ├── 06-5c-09 │ ├── 06-5c-0a │ ├── 06-5d-01 │ ├── 06-5e-00 │ ├── 06-5e-01 │ ├── 06-5e-02 │ ├── 06-5e-03 │ ├── 06-5e-08 │ ├── 06-5f-00 │ ├── 06-5f-01 │ ├── 06-66-00 │ ├── 06-66-01 │ ├── 06-66-02 │ ├── 06-66-03 │ ├── 06-6a-00 │ ├── 06-6a-04 │ ├── 06-6a-05 │ ├── 06-6a-06 │ ├── 06-6c-01 │ ├── 06-6e-00 │ ├── 06-6e-01 │ ├── 06-7a-00 │ ├── 06-7a-01 │ ├── 06-7a-08 │ ├── 06-7e-00 │ ├── 06-7e-01 │ ├── 06-7e-02 │ ├── 06-7e-04 │ ├── 06-7e-05 │ ├── 06-85-00 │ ├── 06-86-04 │ ├── 06-86-05 │ ├── 06-86-07 │ ├── 06-8a-00 │ ├── 06-8a-01 │ ├── 06-8c-00 │ ├── 06-8c-01 │ ├── 06-8c-02 │ ├── 06-8d-00 │ ├── 06-8d-01 │ ├── 06-8e-09 │ ├── 06-8e-0a │ ├── 06-8e-0b │ ├── 06-8e-0c │ ├── 06-8f-03 │ ├── 06-8f-04 │ ├── 06-8f-05 │ ├── 06-8f-06 │ ├── 06-8f-07 │ ├── 06-8f-08 │ ├── 06-96-00 │ ├── 06-96-01 │ ├── 06-97-00 │ ├── 06-97-01 │ ├── 06-97-02 │ ├── 06-97-04 │ ├── 06-97-05 │ ├── 06-9a-00 │ ├── 06-9a-01 │ ├── 06-9a-02 │ ├── 06-9a-03 │ ├── 06-9a-04 │ ├── 06-9c-00 │ ├── 06-9e-09 │ ├── 06-9e-0a │ ├── 06-9e-0b │ ├── 06-9e-0c │ ├── 06-9e-0d │ ├── 06-a5-00 │ ├── 06-a5-01 │ ├── 06-a5-02 │ ├── 06-a5-03 │ ├── 06-a5-04 │ ├── 06-a5-05 │ ├── 06-a6-00 │ ├── 06-a6-01 │ ├── 06-a7-00 │ ├── 06-a7-01 │ ├── 06-aa-01 │ ├── 06-aa-02 │ ├── 06-aa-04 │ ├── 06-ac-00 │ ├── 06-ac-01 │ ├── 06-ad-00 │ ├── 06-ad-01 │ ├── 06-ae-01 │ ├── 06-af-03 │ ├── 06-b5-00 │ ├── 06-b7-00 │ ├── 06-b7-01 │ ├── 06-b7-04 │ ├── 06-ba-02 │ ├── 06-ba-03 │ ├── 06-ba-08 │ ├── 06-bd-00 │ ├── 06-bd-01 │ ├── 06-be-00 │ ├── 06-bf-02 │ ├── 06-bf-05 │ ├── 06-bf-06 │ ├── 06-bf-07 │ ├── 06-c5-02 │ ├── 06-c6-00 │ ├── 06-c6-02 │ ├── 06-c6-04 │ ├── 06-ca-02 │ ├── 06-cf-01 │ ├── 06-cf-02 │ ├── 06-dd-00 │ ├── 0f-00-05 │ ├── 0f-00-06 │ ├── 0f-00-07 │ ├── 0f-00-08 │ ├── 0f-00-09 │ ├── 0f-00-0a │ ├── 0f-01-01 │ ├── 0f-01-02 │ ├── 0f-01-03 │ ├── 0f-02-00 │ ├── 0f-02-01 │ ├── 0f-02-02 │ ├── 0f-02-03 │ ├── 0f-02-04 │ ├── 0f-02-05 │ ├── 0f-02-06 │ ├── 0f-02-07 │ ├── 0f-02-09 │ ├── 0f-03-00 │ ├── 0f-03-01 │ ├── 0f-03-02 │ ├── 0f-03-03 │ ├── 0f-03-04 │ ├── 0f-03-06 │ ├── 0f-03-07 │ ├── 0f-04-00 │ ├── 0f-04-01 │ ├── 0f-04-02 │ ├── 0f-04-03 │ ├── 0f-04-04 │ ├── 0f-04-06 │ ├── 0f-04-07 │ ├── 0f-04-08 │ ├── 0f-04-09 │ ├── 0f-04-0a │ ├── 0f-06-00 │ ├── 0f-06-01 │ ├── 0f-06-02 │ ├── 0f-06-03 │ ├── 0f-06-04 │ ├── 0f-06-05 │ ├── 0f-06-06 │ ├── 0f-06-08 │ └── LICENSE.intel-ucode ├── process-amd-official.sh ├── process-amd-resigned.sh ├── process-amd.sh ├── process-intel.sh └── real-ucode.spec /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/LICENSE -------------------------------------------------------------------------------- /LICENSE.amd-ucode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/LICENSE.amd-ucode -------------------------------------------------------------------------------- /LICENSE.intel-ucode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/LICENSE.intel-ucode -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/README.md -------------------------------------------------------------------------------- /amd-ucodegen-tweak.diff: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/amd-ucodegen-tweak.diff -------------------------------------------------------------------------------- /index-amd-official.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/index-amd-official.txt -------------------------------------------------------------------------------- /index-amd.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/index-amd.txt -------------------------------------------------------------------------------- /index-intel-official.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/index-intel-official.txt -------------------------------------------------------------------------------- /index-intel.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/index-intel.txt -------------------------------------------------------------------------------- /microcode/amd-ucode/LICENSE.amd-ucode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/LICENSE.amd-ucode -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd.bin.resigned -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam15h.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam15h.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam15h.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam15h.bin.resigned -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam16h.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam16h.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam16h.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam16h.bin.resigned -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam17h.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam17h.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam17h.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam17h.bin.resigned -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam19h.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam19h.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam19h.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam19h.bin.resigned -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam1ah.bin.official: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam1ah.bin.official -------------------------------------------------------------------------------- /microcode/amd-ucode/microcode_amd_fam1ah.bin.resigned: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/amd-ucode/microcode_amd_fam1ah.bin.resigned -------------------------------------------------------------------------------- /microcode/intel-ucode/06-01-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-01-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-01-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-01-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-01-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-01-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-01-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-01-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-01-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-01-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-03-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-03-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-03-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-03-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-03-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-03-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-03-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-03-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-05-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-05-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-05-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-05-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-05-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-05-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-05-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-05-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-06-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-06-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-06-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-06-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-06-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-06-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-06-0d: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-06-0d -------------------------------------------------------------------------------- /microcode/intel-ucode/06-07-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-07-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-07-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-07-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-07-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-07-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-07-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-07-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-08-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-08-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-08-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-08-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-08-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-08-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-08-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-08-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-08-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-08-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-09-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-09-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0a-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0a-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0b-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0b-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0b-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0b-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0b-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0b-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0d-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0d-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0d-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0d-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0d-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0d-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0d-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0d-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0d-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0d-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0e-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0e-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0e-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0e-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0e-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0e-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0e-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0e-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0e-0c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0e-0c -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-0b: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-0b -------------------------------------------------------------------------------- /microcode/intel-ucode/06-0f-0d: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-0f-0d -------------------------------------------------------------------------------- /microcode/intel-ucode/06-15-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-15-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-16-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-16-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-16-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-16-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-17-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-17-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1a-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1a-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1c-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1c-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1c-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1c-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1c-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1c-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1c-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1c-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1d-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1d-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1d-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1d-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1e-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1e-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-1e-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-1e-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-25-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-25-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-25-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-25-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-26-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-26-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2a-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2a-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2c-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2c-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2c-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2c-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2d-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2d-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2d-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2d-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2d-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2d-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2e-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2e-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2f-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2f-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2f-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2f-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-2f-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-2f-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-35-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-35-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-35-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-35-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-36-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-36-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-36-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-36-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-36-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-36-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-37-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-37-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-37-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-37-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-37-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-37-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-37-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-37-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-37-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-37-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3a-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3a-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3c-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3c-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3d-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3d-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3e-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3e-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3f-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3f-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3f-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3f-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3f-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3f-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-3f-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-3f-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-45-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-45-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-46-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-46-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-47-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-47-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4a-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4a-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4a-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4a-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4c-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4c-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4c-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4c-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4c-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4c-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4c-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4c-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4d-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4d-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4d-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4d-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4e-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4e-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4e-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4e-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4e-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4e-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4e-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4e-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4f-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4f-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-4f-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-4f-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-55-0b: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-55-0b -------------------------------------------------------------------------------- /microcode/intel-ucode/06-56-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-56-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-56-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-56-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-56-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-56-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-56-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-56-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-57-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-57-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5c-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5c-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5c-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5c-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5c-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5c-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5c-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5c-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5d-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5d-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5e-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5e-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5e-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5e-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5e-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5e-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5e-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5e-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5e-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5e-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5f-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5f-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-5f-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-5f-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-66-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-66-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-66-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-66-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-66-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-66-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-66-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-66-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6a-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6a-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6a-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6a-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6c-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6c-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6e-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6e-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-6e-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-6e-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7a-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7a-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7a-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7a-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7e-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7e-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7e-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7e-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7e-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7e-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7e-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7e-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-7e-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-7e-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-85-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-85-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-86-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-86-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-86-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-86-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-86-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-86-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8a-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8a-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8c-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8c-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8c-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8c-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8c-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8c-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8d-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8d-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8d-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8d-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8e-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8e-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8e-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8e-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8e-0b: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8e-0b -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8e-0c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8e-0c -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-8f-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-8f-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-96-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-96-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-96-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-96-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-97-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-97-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-97-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-97-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-97-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-97-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-97-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-97-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-97-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-97-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9a-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9a-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9a-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9a-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9a-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9a-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9a-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9a-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9a-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9a-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9c-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9c-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9e-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9e-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9e-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9e-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9e-0b: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9e-0b -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9e-0c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9e-0c -------------------------------------------------------------------------------- /microcode/intel-ucode/06-9e-0d: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-9e-0d -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a5-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a5-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a6-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a6-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a6-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a6-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a7-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a7-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-a7-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-a7-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-aa-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-aa-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-aa-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-aa-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-aa-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-aa-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ac-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ac-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ac-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ac-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ad-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ad-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ad-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ad-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ae-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ae-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-af-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-af-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-b5-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-b5-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-b7-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-b7-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-b7-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-b7-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-b7-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-b7-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ba-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ba-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ba-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ba-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ba-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ba-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bd-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bd-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bd-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bd-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-be-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-be-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bf-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bf-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bf-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bf-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bf-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bf-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-bf-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-bf-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-c5-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-c5-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-c6-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-c6-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-c6-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-c6-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-c6-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-c6-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-ca-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-ca-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-cf-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-cf-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-cf-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-cf-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/06-dd-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/06-dd-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-00-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-00-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-01-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-01-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-01-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-01-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-01-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-01-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-02-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-02-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-03-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-03-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-07: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-07 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-09: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-09 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-04-0a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-04-0a -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-00: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-00 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-01: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-01 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-02: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-02 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-03: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-03 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-04: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-04 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-05: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-05 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-06: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-06 -------------------------------------------------------------------------------- /microcode/intel-ucode/0f-06-08: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/0f-06-08 -------------------------------------------------------------------------------- /microcode/intel-ucode/LICENSE.intel-ucode: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/microcode/intel-ucode/LICENSE.intel-ucode -------------------------------------------------------------------------------- /process-amd-official.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/process-amd-official.sh -------------------------------------------------------------------------------- /process-amd-resigned.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/process-amd-resigned.sh -------------------------------------------------------------------------------- /process-amd.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/process-amd.sh -------------------------------------------------------------------------------- /process-intel.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/process-intel.sh -------------------------------------------------------------------------------- /real-ucode.spec: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/divestedcg/real-ucode/HEAD/real-ucode.spec --------------------------------------------------------------------------------