├── .gitignore ├── LICENSE ├── README.md ├── clean.sh ├── config └── README.md ├── config_src ├── README.md ├── memory_config │ ├── dram.cfg │ └── sram.cfg ├── network_config │ ├── README.md │ ├── alexnet │ │ └── network.csv │ ├── gemm_config_from_scalesim │ │ ├── CSV │ │ │ ├── DeepBench.csv │ │ │ ├── DeepBenchLSTM.csv │ │ │ ├── DeepBench_DenseMatrixMultiplication.csv │ │ │ ├── FasterRCNN.csv │ │ │ ├── LSTM.csv │ │ │ └── MLPERF.csv │ │ ├── conv_nets │ │ │ ├── FasterRCNN.csv │ │ │ ├── Googlenet.csv │ │ │ ├── alexnet.csv │ │ │ ├── mobilenet.csv │ │ │ ├── yolo.csv │ │ │ └── yolo_tiny.csv │ │ ├── deepbench │ │ │ ├── DeepBenchConv │ │ │ │ ├── DeepBench.csv │ │ │ │ ├── DeepSpeech.csv │ │ │ │ ├── FaceRecognition.csv │ │ │ │ ├── FaceRecognitionID.csv │ │ │ │ ├── OCR.csv │ │ │ │ ├── Resnet.csv │ │ │ │ ├── SpeakerID.csv │ │ │ │ └── Vision.csv │ │ │ ├── DeepBench_Dense │ │ │ │ ├── DeepBench_DenseMatrixMultiplication.csv │ │ │ │ ├── DeepBench_GEMM_github.csv │ │ │ │ └── DeepBench_GEMM_github_forintel.csv │ │ │ ├── DeepBench_LSTM │ │ │ │ ├── CharacterLanguageModelling.csv │ │ │ │ ├── DeepBenchLSTM.csv │ │ │ │ ├── LanguageModelling.csv │ │ │ │ └── MachineTranslation.csv │ │ │ └── deepbench_output.csv │ │ ├── mlperf │ │ │ ├── AlphaGoZero.csv │ │ │ ├── DeepSpeech2.csv │ │ │ ├── FasterRCNN.csv │ │ │ ├── MLPERF.csv │ │ │ ├── NCF_recommendation.csv │ │ │ ├── NCF_recommendation_short.csv │ │ │ ├── Resnet50.csv │ │ │ ├── Sentimental_seqCNN.csv │ │ │ ├── Sentimental_seqLSTM.csv │ │ │ ├── Sentimental_seqLSTM_short.csv │ │ │ ├── Transformer.csv │ │ │ ├── Transformer_short.csv │ │ │ ├── div16q │ │ │ │ ├── AlphaGoZero.csv │ │ │ │ ├── DeepSpeech2.csv │ │ │ │ ├── FasterRCNN.csv │ │ │ │ ├── NCF_recommendation_short.csv │ │ │ │ ├── Resnet50.csv │ │ │ │ ├── Sentimental_seqCNN.csv │ │ │ │ ├── Sentimental_seqLSTM_short.csv │ │ │ │ └── Transformer_short.csv │ │ │ ├── div256q │ │ │ │ ├── AlphaGoZero.csv │ │ │ │ ├── DeepSpeech2.csv │ │ │ │ ├── FasterRCNN.csv │ │ │ │ ├── NCF_recommendation_short.csv │ │ │ │ ├── Resnet50.csv │ │ │ │ ├── Sentimental_seqCNN.csv │ │ │ │ ├── Sentimental_seqLSTM_short.csv │ │ │ │ └── Transformer_short.csv │ │ │ ├── div4q │ │ │ │ ├── AlphaGoZero.csv │ │ │ │ ├── DeepSpeech2.csv │ │ │ │ ├── FasterRCNN.csv │ │ │ │ ├── NCF_recommendation_short.csv │ │ │ │ ├── Resnet50.csv │ │ │ │ ├── Sentimental_seqCNN.csv │ │ │ │ ├── Sentimental_seqLSTM_short.csv │ │ │ │ └── Transformer_short.csv │ │ │ ├── div64q │ │ │ │ ├── AlphaGoZero.csv │ │ │ │ ├── DeepSpeech2.csv │ │ │ │ ├── FasterRCNN.csv │ │ │ │ ├── NCF_recommendation_short.csv │ │ │ │ ├── Resnet50.csv │ │ │ │ ├── Sentimental_seqCNN.csv │ │ │ │ ├── Sentimental_seqLSTM_short.csv │ │ │ │ └── Transformer_short.csv │ │ │ ├── legacy │ │ │ │ ├── Alexnet.csv │ │ │ │ └── Googlenet.csv │ │ │ └── test.csv │ │ ├── rnn_eval │ │ │ ├── LSTM_template.csv │ │ │ ├── deep_voice.csv │ │ │ ├── google_translate_dec.csv │ │ │ ├── google_translate_enc.csv │ │ │ ├── handwriting_rec.csv │ │ │ └── melody_extraction_detection.csv │ │ └── test_net │ │ │ └── test_net.csv │ ├── mlperf │ │ └── network.csv │ └── network_convert.py ├── pe_config │ └── README.md └── systolic_config │ ├── README.md │ ├── eyeriss │ └── systolic.cfg │ └── tpu │ └── systolic.cfg ├── evaluate.py ├── log └── README.md ├── outputs └── README.md ├── run_all.sh ├── run_check.sh ├── simArch ├── README.md ├── clean.sh ├── dram_trace.py ├── gemm_trace_wrapper.py ├── requirements.txt ├── run_nets.py ├── sram_traffic_ws.py └── sram_traffic_ws_usystolic.py ├── simEff ├── CACTI 1.pdf ├── CACTI 2.pdf ├── CACTI 3.pdf ├── CACTI 4.pdf ├── CACTI 5.pdf ├── CACTI 6.pdf ├── CACTI 7.pdf ├── README.md ├── cacti7 │ ├── 2DDRAM_Samsung2GbDDR2.cfg │ ├── 2DDRAM_micron1Gb.cfg │ ├── 3DDRAM_Samsung3D8Gb_extened.cfg │ ├── README │ ├── TSV.cc │ ├── TSV.h │ ├── Ucache.cc │ ├── Ucache.h │ ├── arbiter.cc │ ├── arbiter.h │ ├── area.cc │ ├── area.h │ ├── bank.cc │ ├── bank.h │ ├── basic_circuit.cc │ ├── basic_circuit.h │ ├── cache.cfg │ ├── cacti │ ├── cacti.i │ ├── cacti.mk │ ├── cacti_interface.cc │ ├── cacti_interface.h │ ├── component.cc │ ├── component.h │ ├── const.h │ ├── contention.dat │ ├── crossbar.cc │ ├── crossbar.h │ ├── ddr3.cfg │ ├── decoder.cc │ ├── decoder.h │ ├── dram.cfg │ ├── extio.cc │ ├── extio.h │ ├── extio_technology.cc │ ├── extio_technology.h │ ├── htree2.cc │ ├── htree2.h │ ├── io.cc │ ├── io.h │ ├── lpddr.cfg │ ├── main.cc │ ├── makefile │ ├── mat.cc │ ├── mat.h │ ├── memcad.cc │ ├── memcad.h │ ├── memcad_parameters.cc │ ├── memcad_parameters.h │ ├── memorybus.cc │ ├── memorybus.h │ ├── nuca.cc │ ├── nuca.h │ ├── obj_dbg │ │ └── cacti │ ├── parameter.cc │ ├── parameter.h │ ├── powergating.cc │ ├── powergating.h │ ├── regression.test │ ├── router.cc │ ├── router.h │ ├── sample_config_files │ │ ├── ddr3_cache.cfg │ │ ├── diff_ddr3_cache.cfg │ │ ├── lpddr3_cache.cfg │ │ └── wideio_cache.cfg │ ├── subarray.cc │ ├── subarray.h │ ├── tech_params │ │ ├── 16nm.dat │ │ ├── 180nm-old.dat │ │ ├── 180nm.dat │ │ ├── 22nm.dat │ │ ├── 32nm.dat │ │ ├── 45nm.dat │ │ ├── 65nm-old.dat │ │ ├── 65nm.dat │ │ ├── 90nm-old.dat │ │ └── 90nm.dat │ ├── technology.cc │ ├── uca.cc │ ├── uca.h │ ├── version_cacti.h │ ├── wire.cc │ └── wire.h ├── cacti_result.py └── efficiency.py ├── simHw ├── README.md ├── bank_calc.py ├── block_trace.py └── profiling.py ├── sweep_config.py ├── sweep_config_mlperf.py ├── sweep_plot.py ├── sweep_plot_mlperf.py ├── synthesis ├── 32nm_rvt │ ├── 16bit │ │ ├── binaryparallel │ │ │ ├── acc.rpt │ │ │ ├── acc_area.txt │ │ │ ├── acc_power.txt │ │ │ ├── array_16.rpt │ │ │ ├── array_16_area.txt │ │ │ ├── array_16_power.txt │ │ │ ├── array_32.rpt │ │ │ ├── array_32_area.txt │ │ │ ├── array_32_power.txt │ │ │ ├── array_4.rpt │ │ │ ├── array_4_area.txt │ │ │ ├── array_4_power.txt │ │ │ ├── array_8.rpt │ │ │ ├── array_8_area.txt │ │ │ ├── array_8_power.txt │ │ │ ├── array_eyeriss.rpt │ │ │ ├── array_eyeriss_area.txt │ │ │ ├── array_eyeriss_power.txt │ │ │ ├── ireg_border.rpt │ │ │ ├── ireg_border_area.txt │ │ │ ├── ireg_border_power.txt │ │ │ ├── ireg_inner.rpt │ │ │ ├── ireg_inner_area.txt │ │ │ ├── ireg_inner_power.txt │ │ │ ├── mul_border.rpt │ │ │ ├── mul_border_area.txt │ │ │ ├── mul_border_power.txt │ │ │ ├── mul_inner.rpt │ │ │ ├── mul_inner_area.txt │ │ │ ├── mul_inner_power.txt │ │ │ ├── pe_border.rpt │ │ │ ├── pe_border_area.txt │ │ │ ├── pe_border_power.txt │ │ │ ├── pe_inner.rpt │ │ │ ├── pe_inner_area.txt │ │ │ ├── pe_inner_power.txt │ │ │ ├── wreg.rpt │ │ │ ├── wreg_area.txt │ │ │ └── wreg_power.txt │ │ ├── binaryserial │ │ │ ├── acc.rpt │ │ │ ├── acc_area.txt │ │ │ ├── acc_power.txt │ │ │ ├── array_16.rpt │ │ │ ├── array_16_area.txt │ │ │ ├── array_16_power.txt │ │ │ ├── array_32.rpt │ │ │ ├── array_32_area.txt │ │ │ ├── array_32_power.txt │ │ │ ├── array_4.rpt │ │ │ ├── array_4_area.txt │ │ │ ├── array_4_power.txt │ │ │ ├── array_8.rpt │ │ │ ├── array_8_area.txt │ │ │ ├── array_8_power.txt │ │ │ ├── array_eyeriss.rpt │ │ │ ├── array_eyeriss_area.txt │ │ │ ├── array_eyeriss_power.txt │ │ │ ├── ireg_border.rpt │ │ │ ├── ireg_border_area.txt │ │ │ ├── ireg_border_power.txt │ │ │ ├── ireg_inner.rpt │ │ │ ├── ireg_inner_area.txt │ │ │ ├── ireg_inner_power.txt │ │ │ ├── mul_border.rpt │ │ │ ├── mul_border_area.txt │ │ │ ├── mul_border_power.txt │ │ │ ├── mul_inner.rpt │ │ │ ├── mul_inner_area.txt │ │ │ ├── mul_inner_power.txt │ │ │ ├── pe_border.rpt │ │ │ ├── pe_border_area.txt │ │ │ ├── pe_border_power.txt │ │ │ ├── pe_inner.rpt │ │ │ ├── pe_inner_area.txt │ │ │ ├── pe_inner_power.txt │ │ │ ├── wreg.rpt │ │ │ ├── wreg_area.txt │ │ │ └── wreg_power.txt │ │ ├── pe.cfg │ │ ├── regression.cfg │ │ ├── ugemmrate │ │ │ ├── acc.rpt │ │ │ ├── acc_area.txt │ │ │ ├── acc_power.txt │ │ │ ├── array_16.rpt │ │ │ ├── array_16_area.txt │ │ │ ├── array_16_power.txt │ │ │ ├── array_32.rpt │ │ │ ├── array_32_area.txt │ │ │ ├── array_32_power.txt │ │ │ ├── array_4.rpt │ │ │ ├── array_4_area.txt │ │ │ ├── array_4_power.txt │ │ │ ├── array_8.rpt │ │ │ ├── array_8_area.txt │ │ │ ├── array_8_power.txt │ │ │ ├── array_eyeriss.rpt │ │ │ ├── array_eyeriss_area.txt │ │ │ ├── array_eyeriss_power.txt │ │ │ ├── ireg_border.rpt │ │ │ ├── ireg_border_area.txt │ │ │ ├── ireg_border_power.txt │ │ │ ├── ireg_inner.rpt │ │ │ ├── ireg_inner_area.txt │ │ │ ├── ireg_inner_power.txt │ │ │ ├── mul_border.rpt │ │ │ ├── mul_border_area.txt │ │ │ ├── mul_border_power.txt │ │ │ ├── mul_inner.rpt │ │ │ ├── mul_inner_area.txt │ │ │ ├── mul_inner_power.txt │ │ │ ├── pe_border.rpt │ │ │ ├── pe_border_area.txt │ │ │ ├── pe_border_power.txt │ │ │ ├── pe_inner.rpt │ │ │ ├── pe_inner_area.txt │ │ │ ├── pe_inner_power.txt │ │ │ ├── sobol16.rpt │ │ │ ├── sobol16_area.txt │ │ │ ├── sobol16_power.txt │ │ │ ├── wreg.rpt │ │ │ ├── wreg_area.txt │ │ │ └── wreg_power.txt │ │ ├── unaryrate │ │ │ ├── acc.rpt │ │ │ ├── acc_area.txt │ │ │ ├── acc_power.txt │ │ │ ├── array_16.rpt │ │ │ ├── array_16_area.txt │ │ │ ├── array_16_power.txt │ │ │ ├── array_32.rpt │ │ │ ├── array_32_area.txt │ │ │ ├── array_32_power.txt │ │ │ ├── array_4.rpt │ │ │ ├── array_4_area.txt │ │ │ ├── array_4_power.txt │ │ │ ├── array_8.rpt │ │ │ ├── array_8_area.txt │ │ │ ├── array_8_power.txt │ │ │ ├── array_eyeriss.rpt │ │ │ ├── array_eyeriss_area.txt │ │ │ ├── array_eyeriss_power.txt │ │ │ ├── ireg_border.rpt │ │ │ ├── ireg_border_area.txt │ │ │ ├── ireg_border_power.txt │ │ │ ├── ireg_inner.rpt │ │ │ ├── ireg_inner_area.txt │ │ │ ├── ireg_inner_power.txt │ │ │ ├── mul_border.rpt │ │ │ ├── mul_border_area.txt │ │ │ ├── mul_border_power.txt │ │ │ ├── mul_inner.rpt │ │ │ ├── mul_inner_area.txt │ │ │ ├── mul_inner_power.txt │ │ │ ├── pe_border.rpt │ │ │ ├── pe_border_area.txt │ │ │ ├── pe_border_power.txt │ │ │ ├── pe_inner.rpt │ │ │ ├── pe_inner_area.txt │ │ │ ├── pe_inner_power.txt │ │ │ ├── sobol16.rpt │ │ │ ├── sobol16_area.txt │ │ │ ├── sobol16_power.txt │ │ │ ├── wreg.rpt │ │ │ ├── wreg_area.txt │ │ │ └── wreg_power.txt │ │ └── unarytemporal │ │ │ ├── acc.rpt │ │ │ ├── acc_area.txt │ │ │ ├── acc_power.txt │ │ │ ├── array_16.rpt │ │ │ ├── array_16_area.txt │ │ │ ├── array_16_power.txt │ │ │ ├── array_32.rpt │ │ │ ├── array_32_area.txt │ │ │ ├── array_32_power.txt │ │ │ ├── array_4.rpt │ │ │ ├── array_4_area.txt │ │ │ ├── array_4_power.txt │ │ │ ├── array_8.rpt │ │ │ ├── array_8_area.txt │ │ │ ├── array_8_power.txt │ │ │ ├── array_eyeriss.rpt │ │ │ ├── array_eyeriss_area.txt │ │ │ ├── array_eyeriss_power.txt │ │ │ ├── ireg_border.rpt │ │ │ ├── ireg_border_area.txt │ │ │ ├── ireg_border_power.txt │ │ │ ├── ireg_inner.rpt │ │ │ ├── ireg_inner_area.txt │ │ │ ├── ireg_inner_power.txt │ │ │ ├── mul_border.rpt │ │ │ ├── mul_border_area.txt │ │ │ ├── mul_border_power.txt │ │ │ ├── mul_inner.rpt │ │ │ ├── mul_inner_area.txt │ │ │ ├── mul_inner_power.txt │ │ │ ├── pe_border.rpt │ │ │ ├── pe_border_area.txt │ │ │ ├── pe_border_power.txt │ │ │ ├── pe_inner.rpt │ │ │ ├── pe_inner_area.txt │ │ │ ├── pe_inner_power.txt │ │ │ ├── sobol16.rpt │ │ │ ├── sobol16_area.txt │ │ │ ├── sobol16_power.txt │ │ │ ├── wreg.rpt │ │ │ ├── wreg_area.txt │ │ │ └── wreg_power.txt │ └── 8bit │ │ ├── binaryparallel │ │ ├── acc.rpt │ │ ├── acc_area.txt │ │ ├── acc_power.txt │ │ ├── array_16.rpt │ │ ├── array_16_area.txt │ │ ├── array_16_power.txt │ │ ├── array_32.rpt │ │ ├── array_32_area.txt │ │ ├── array_32_power.txt │ │ ├── array_4.rpt │ │ ├── array_4_area.txt │ │ ├── array_4_power.txt │ │ ├── array_8.rpt │ │ ├── array_8_area.txt │ │ ├── array_8_power.txt │ │ ├── array_eyeriss.rpt │ │ ├── array_eyeriss_area.txt │ │ ├── array_eyeriss_power.txt │ │ ├── ireg_border.rpt │ │ ├── ireg_border_area.txt │ │ ├── ireg_border_power.txt │ │ ├── ireg_inner.rpt │ │ ├── ireg_inner_area.txt │ │ ├── ireg_inner_power.txt │ │ ├── mul_border.rpt │ │ ├── mul_border_area.txt │ │ ├── mul_border_power.txt │ │ ├── mul_inner.rpt │ │ ├── mul_inner_area.txt │ │ ├── mul_inner_power.txt │ │ ├── pe_border.rpt │ │ ├── pe_border_area.txt │ │ ├── pe_border_power.txt │ │ ├── pe_inner.rpt │ │ ├── pe_inner_area.txt │ │ ├── pe_inner_power.txt │ │ ├── wreg.rpt │ │ ├── wreg_area.txt │ │ └── wreg_power.txt │ │ ├── binaryserial │ │ ├── acc.rpt │ │ ├── acc_area.txt │ │ ├── acc_power.txt │ │ ├── array_16.rpt │ │ ├── array_16_area.txt │ │ ├── array_16_power.txt │ │ ├── array_32.rpt │ │ ├── array_32_area.txt │ │ ├── array_32_power.txt │ │ ├── array_4.rpt │ │ ├── array_4_area.txt │ │ ├── array_4_power.txt │ │ ├── array_8.rpt │ │ ├── array_8_area.txt │ │ ├── array_8_power.txt │ │ ├── array_eyeriss.rpt │ │ ├── array_eyeriss_area.txt │ │ ├── array_eyeriss_power.txt │ │ ├── ireg_border.rpt │ │ ├── ireg_border_area.txt │ │ ├── ireg_border_power.txt │ │ ├── ireg_inner.rpt │ │ ├── ireg_inner_area.txt │ │ ├── ireg_inner_power.txt │ │ ├── mul_border.rpt │ │ ├── mul_border_area.txt │ │ ├── mul_border_power.txt │ │ ├── mul_inner.rpt │ │ ├── mul_inner_area.txt │ │ ├── mul_inner_power.txt │ │ ├── pe_border.rpt │ │ ├── pe_border_area.txt │ │ ├── pe_border_power.txt │ │ ├── pe_inner.rpt │ │ ├── pe_inner_area.txt │ │ ├── pe_inner_power.txt │ │ ├── wreg.rpt │ │ ├── wreg_area.txt │ │ └── wreg_power.txt │ │ ├── pe.cfg │ │ ├── regression.cfg │ │ ├── ugemmrate │ │ ├── acc.rpt │ │ ├── acc_area.txt │ │ ├── acc_power.txt │ │ ├── array_16.rpt │ │ ├── array_16_area.txt │ │ ├── array_16_power.txt │ │ ├── array_32.rpt │ │ ├── array_32_area.txt │ │ ├── array_32_power.txt │ │ ├── array_4.rpt │ │ ├── array_4_area.txt │ │ ├── array_4_power.txt │ │ ├── array_8.rpt │ │ ├── array_8_area.txt │ │ ├── array_8_power.txt │ │ ├── array_eyeriss.rpt │ │ ├── array_eyeriss_area.txt │ │ ├── array_eyeriss_power.txt │ │ ├── ireg_border.rpt │ │ ├── ireg_border_area.txt │ │ ├── ireg_border_power.txt │ │ ├── ireg_inner.rpt │ │ ├── ireg_inner_area.txt │ │ ├── ireg_inner_power.txt │ │ ├── mul_border.rpt │ │ ├── mul_border_area.txt │ │ ├── mul_border_power.txt │ │ ├── mul_inner.rpt │ │ ├── mul_inner_area.txt │ │ ├── mul_inner_power.txt │ │ ├── pe_border.rpt │ │ ├── pe_border_area.txt │ │ ├── pe_border_power.txt │ │ ├── pe_inner.rpt │ │ ├── pe_inner_area.txt │ │ ├── pe_inner_power.txt │ │ ├── sobol8.rpt │ │ ├── sobol8_area.txt │ │ ├── sobol8_power.txt │ │ ├── wreg.rpt │ │ ├── wreg_area.txt │ │ └── wreg_power.txt │ │ ├── unaryrate │ │ ├── acc.rpt │ │ ├── acc_area.txt │ │ ├── acc_power.txt │ │ ├── array_16.rpt │ │ ├── array_16_area.txt │ │ ├── array_16_power.txt │ │ ├── array_32.rpt │ │ ├── array_32_area.txt │ │ ├── array_32_power.txt │ │ ├── array_4.rpt │ │ ├── array_4_area.txt │ │ ├── array_4_power.txt │ │ ├── array_8.rpt │ │ ├── array_8_area.txt │ │ ├── array_8_power.txt │ │ ├── array_eyeriss.rpt │ │ ├── array_eyeriss_area.txt │ │ ├── array_eyeriss_power.txt │ │ ├── ireg_border.rpt │ │ ├── ireg_border_area.txt │ │ ├── ireg_border_power.txt │ │ ├── ireg_inner.rpt │ │ ├── ireg_inner_area.txt │ │ ├── ireg_inner_power.txt │ │ ├── mul_border.rpt │ │ ├── mul_border_area.txt │ │ ├── mul_border_power.txt │ │ ├── mul_inner.rpt │ │ ├── mul_inner_area.txt │ │ ├── mul_inner_power.txt │ │ ├── pe_border.rpt │ │ ├── pe_border_area.txt │ │ ├── pe_border_power.txt │ │ ├── pe_inner.rpt │ │ ├── pe_inner_area.txt │ │ ├── pe_inner_power.txt │ │ ├── sobol8.rpt │ │ ├── sobol8_area.txt │ │ ├── sobol8_power.txt │ │ ├── wreg.rpt │ │ ├── wreg_area.txt │ │ └── wreg_power.txt │ │ └── unarytemporal │ │ ├── acc.rpt │ │ ├── acc_area.txt │ │ ├── acc_power.txt │ │ ├── array_16.rpt │ │ ├── array_16_area.txt │ │ ├── array_16_power.txt │ │ ├── array_32.rpt │ │ ├── array_32_area.txt │ │ ├── array_32_power.txt │ │ ├── array_4.rpt │ │ ├── array_4_area.txt │ │ ├── array_4_power.txt │ │ ├── array_8.rpt │ │ ├── array_8_area.txt │ │ ├── array_8_power.txt │ │ ├── array_eyeriss.rpt │ │ ├── array_eyeriss_area.txt │ │ ├── array_eyeriss_power.txt │ │ ├── ireg_border.rpt │ │ ├── ireg_border_area.txt │ │ ├── ireg_border_power.txt │ │ ├── ireg_inner.rpt │ │ ├── ireg_inner_area.txt │ │ ├── ireg_inner_power.txt │ │ ├── mul_border.rpt │ │ ├── mul_border_area.txt │ │ ├── mul_border_power.txt │ │ ├── mul_inner.rpt │ │ ├── mul_inner_area.txt │ │ ├── mul_inner_power.txt │ │ ├── pe_border.rpt │ │ ├── pe_border_area.txt │ │ ├── pe_border_power.txt │ │ ├── pe_inner.rpt │ │ ├── pe_inner_area.txt │ │ ├── pe_inner_power.txt │ │ ├── sobol8.rpt │ │ ├── sobol8_area.txt │ │ ├── sobol8_power.txt │ │ ├── wreg.rpt │ │ ├── wreg_area.txt │ │ └── wreg_power.txt ├── auto_syn.sh ├── pe_cfg_gen.py ├── src_sv │ ├── 16bit │ │ ├── binaryparallel │ │ │ ├── acc.sv │ │ │ ├── array_16.sv │ │ │ ├── array_32.sv │ │ │ ├── array_4.sv │ │ │ ├── array_8.sv │ │ │ ├── array_eyeriss.sv │ │ │ ├── ireg_border.sv │ │ │ ├── ireg_inner.sv │ │ │ ├── mul_border.sv │ │ │ ├── mul_inner.sv │ │ │ ├── pe_border.sv │ │ │ ├── pe_inner.sv │ │ │ └── wreg.sv │ │ ├── binaryserial │ │ │ ├── acc.sv │ │ │ ├── array_16.sv │ │ │ ├── array_32.sv │ │ │ ├── array_4.sv │ │ │ ├── array_8.sv │ │ │ ├── array_eyeriss.sv │ │ │ ├── ireg_border.sv │ │ │ ├── ireg_inner.sv │ │ │ ├── mul_border.sv │ │ │ ├── mul_inner.sv │ │ │ ├── pe_border.sv │ │ │ ├── pe_inner.sv │ │ │ └── wreg.sv │ │ ├── ugemmrate │ │ │ ├── acc.sv │ │ │ ├── array_16.sv │ │ │ ├── array_32.sv │ │ │ ├── array_4.sv │ │ │ ├── array_8.sv │ │ │ ├── array_eyeriss.sv │ │ │ ├── ireg_border.sv │ │ │ ├── ireg_inner.sv │ │ │ ├── mul_border.sv │ │ │ ├── mul_inner.sv │ │ │ ├── pe_border.sv │ │ │ ├── pe_inner.sv │ │ │ ├── sobol16.sv │ │ │ └── wreg.sv │ │ ├── unaryrate │ │ │ ├── acc.sv │ │ │ ├── array_16.sv │ │ │ ├── array_32.sv │ │ │ ├── array_4.sv │ │ │ ├── array_8.sv │ │ │ ├── array_eyeriss.sv │ │ │ ├── ireg_border.sv │ │ │ ├── ireg_inner.sv │ │ │ ├── mul_border.sv │ │ │ ├── mul_inner.sv │ │ │ ├── pe_border.sv │ │ │ ├── pe_inner.sv │ │ │ ├── sobol16.sv │ │ │ └── wreg.sv │ │ └── unarytemporal │ │ │ ├── acc.sv │ │ │ ├── array_16.sv │ │ │ ├── array_32.sv │ │ │ ├── array_4.sv │ │ │ ├── array_8.sv │ │ │ ├── array_eyeriss.sv │ │ │ ├── ireg_border.sv │ │ │ ├── ireg_inner.sv │ │ │ ├── mul_border.sv │ │ │ ├── mul_inner.sv │ │ │ ├── pe_border.sv │ │ │ ├── pe_inner.sv │ │ │ ├── sobol16.sv │ │ │ └── wreg.sv │ └── 8bit │ │ ├── binaryparallel │ │ ├── acc.sv │ │ ├── array_16.sv │ │ ├── array_32.sv │ │ ├── array_4.sv │ │ ├── array_8.sv │ │ ├── array_eyeriss.sv │ │ ├── ireg_border.sv │ │ ├── ireg_inner.sv │ │ ├── mul_border.sv │ │ ├── mul_inner.sv │ │ ├── pe_border.sv │ │ ├── pe_inner.sv │ │ └── wreg.sv │ │ ├── binaryserial │ │ ├── acc.sv │ │ ├── array_16.sv │ │ ├── array_32.sv │ │ ├── array_4.sv │ │ ├── array_8.sv │ │ ├── array_eyeriss.sv │ │ ├── ireg_border.sv │ │ ├── ireg_inner.sv │ │ ├── mul_border.sv │ │ ├── mul_inner.sv │ │ ├── pe_border.sv │ │ ├── pe_inner.sv │ │ └── wreg.sv │ │ ├── ugemmrate │ │ ├── acc.sv │ │ ├── array_16.sv │ │ ├── array_32.sv │ │ ├── array_4.sv │ │ ├── array_8.sv │ │ ├── array_eyeriss.sv │ │ ├── ireg_border.sv │ │ ├── ireg_inner.sv │ │ ├── mul_border.sv │ │ ├── mul_inner.sv │ │ ├── pe_border.sv │ │ ├── pe_inner.sv │ │ ├── sobol8.sv │ │ └── wreg.sv │ │ ├── unaryrate │ │ ├── acc.sv │ │ ├── array_16.sv │ │ ├── array_32.sv │ │ ├── array_4.sv │ │ ├── array_8.sv │ │ ├── array_eyeriss.sv │ │ ├── ireg_border.sv │ │ ├── ireg_inner.sv │ │ ├── mul_border.sv │ │ ├── mul_inner.sv │ │ ├── pe_border.sv │ │ ├── pe_inner.sv │ │ ├── sobol8.sv │ │ └── wreg.sv │ │ └── unarytemporal │ │ ├── acc.sv │ │ ├── array_16.sv │ │ ├── array_32.sv │ │ ├── array_4.sv │ │ ├── array_8.sv │ │ ├── array_eyeriss.sv │ │ ├── ireg_border.sv │ │ ├── ireg_inner.sv │ │ ├── mul_border.sv │ │ ├── mul_inner.sv │ │ ├── pe_border.sv │ │ ├── pe_inner.sv │ │ ├── sobol8.sv │ │ └── wreg.sv ├── syn_run.sh ├── syn_script.tcl ├── synopsys_dc.setup_32nm_rvt └── synopsys_dc.setup_45nm_rvt └── unit_test ├── test_dram_trace.py ├── test_sram_traffic_ws_usystolic.py └── test_trace_gen_wrapper.py /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/README.md -------------------------------------------------------------------------------- /clean.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/clean.sh -------------------------------------------------------------------------------- /config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config/README.md -------------------------------------------------------------------------------- /config_src/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/README.md -------------------------------------------------------------------------------- /config_src/memory_config/dram.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/memory_config/dram.cfg -------------------------------------------------------------------------------- /config_src/memory_config/sram.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/memory_config/sram.cfg -------------------------------------------------------------------------------- /config_src/network_config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/README.md -------------------------------------------------------------------------------- /config_src/network_config/alexnet/network.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/alexnet/network.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/DeepBench.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/DeepBench.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/DeepBenchLSTM.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/DeepBenchLSTM.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/DeepBench_DenseMatrixMultiplication.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/DeepBench_DenseMatrixMultiplication.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/LSTM.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/LSTM.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/CSV/MLPERF.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/CSV/MLPERF.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/Googlenet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/Googlenet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/alexnet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/alexnet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/mobilenet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/mobilenet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/yolo.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/yolo.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/conv_nets/yolo_tiny.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/conv_nets/yolo_tiny.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/DeepBench.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/DeepBench.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/DeepSpeech.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/DeepSpeech.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/FaceRecognition.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/FaceRecognition.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/OCR.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/OCR.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/Resnet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/Resnet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/SpeakerID.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/SpeakerID.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/Vision.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBenchConv/Vision.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBench_LSTM/DeepBenchLSTM.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/DeepBench_LSTM/DeepBenchLSTM.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/deepbench/deepbench_output.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/deepbench/deepbench_output.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/AlphaGoZero.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/AlphaGoZero.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/DeepSpeech2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/DeepSpeech2.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/MLPERF.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/MLPERF.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/NCF_recommendation.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/NCF_recommendation.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/NCF_recommendation_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/NCF_recommendation_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Resnet50.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Resnet50.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqLSTM.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqLSTM.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqLSTM_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Sentimental_seqLSTM_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Transformer.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Transformer.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/Transformer_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/Transformer_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/AlphaGoZero.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/AlphaGoZero.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/DeepSpeech2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/DeepSpeech2.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/NCF_recommendation_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/NCF_recommendation_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Resnet50.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Resnet50.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Sentimental_seqCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Sentimental_seqCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Sentimental_seqLSTM_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Sentimental_seqLSTM_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Transformer_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div16q/Transformer_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/AlphaGoZero.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/AlphaGoZero.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/DeepSpeech2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/DeepSpeech2.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/NCF_recommendation_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/NCF_recommendation_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Resnet50.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Resnet50.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Sentimental_seqCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Sentimental_seqCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Transformer_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div256q/Transformer_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/AlphaGoZero.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/AlphaGoZero.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/DeepSpeech2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/DeepSpeech2.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Resnet50.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Resnet50.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Sentimental_seqCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Sentimental_seqCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Transformer_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div4q/Transformer_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/AlphaGoZero.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/AlphaGoZero.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/DeepSpeech2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/DeepSpeech2.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/FasterRCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/FasterRCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Resnet50.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Resnet50.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Sentimental_seqCNN.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Sentimental_seqCNN.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Transformer_short.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/div64q/Transformer_short.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/legacy/Alexnet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/legacy/Alexnet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/legacy/Googlenet.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/legacy/Googlenet.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/mlperf/test.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/mlperf/test.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/LSTM_template.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/LSTM_template.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/deep_voice.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/deep_voice.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/google_translate_dec.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/google_translate_dec.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/google_translate_enc.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/google_translate_enc.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/handwriting_rec.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/handwriting_rec.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/rnn_eval/melody_extraction_detection.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/rnn_eval/melody_extraction_detection.csv -------------------------------------------------------------------------------- /config_src/network_config/gemm_config_from_scalesim/test_net/test_net.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/gemm_config_from_scalesim/test_net/test_net.csv -------------------------------------------------------------------------------- /config_src/network_config/mlperf/network.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/mlperf/network.csv -------------------------------------------------------------------------------- /config_src/network_config/network_convert.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/network_config/network_convert.py -------------------------------------------------------------------------------- /config_src/pe_config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/pe_config/README.md -------------------------------------------------------------------------------- /config_src/systolic_config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/systolic_config/README.md -------------------------------------------------------------------------------- /config_src/systolic_config/eyeriss/systolic.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/systolic_config/eyeriss/systolic.cfg -------------------------------------------------------------------------------- /config_src/systolic_config/tpu/systolic.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/config_src/systolic_config/tpu/systolic.cfg -------------------------------------------------------------------------------- /evaluate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/evaluate.py -------------------------------------------------------------------------------- /log/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/log/README.md -------------------------------------------------------------------------------- /outputs/README.md: -------------------------------------------------------------------------------- 1 | This folder contains the output files for each run. 2 | -------------------------------------------------------------------------------- /run_all.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/run_all.sh -------------------------------------------------------------------------------- /run_check.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/run_check.sh -------------------------------------------------------------------------------- /simArch/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/README.md -------------------------------------------------------------------------------- /simArch/clean.sh: -------------------------------------------------------------------------------- 1 | rm -rf *.csv -------------------------------------------------------------------------------- /simArch/dram_trace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/dram_trace.py -------------------------------------------------------------------------------- /simArch/gemm_trace_wrapper.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/gemm_trace_wrapper.py -------------------------------------------------------------------------------- /simArch/requirements.txt: -------------------------------------------------------------------------------- 1 | tqdm 2 | absl-py 3 | configparser 4 | platform -------------------------------------------------------------------------------- /simArch/run_nets.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/run_nets.py -------------------------------------------------------------------------------- /simArch/sram_traffic_ws.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/sram_traffic_ws.py -------------------------------------------------------------------------------- /simArch/sram_traffic_ws_usystolic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simArch/sram_traffic_ws_usystolic.py -------------------------------------------------------------------------------- /simEff/CACTI 1.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 1.pdf -------------------------------------------------------------------------------- /simEff/CACTI 2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 2.pdf -------------------------------------------------------------------------------- /simEff/CACTI 3.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 3.pdf -------------------------------------------------------------------------------- /simEff/CACTI 4.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 4.pdf -------------------------------------------------------------------------------- /simEff/CACTI 5.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 5.pdf -------------------------------------------------------------------------------- /simEff/CACTI 6.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 6.pdf -------------------------------------------------------------------------------- /simEff/CACTI 7.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/CACTI 7.pdf -------------------------------------------------------------------------------- /simEff/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/README.md -------------------------------------------------------------------------------- /simEff/cacti7/2DDRAM_Samsung2GbDDR2.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/2DDRAM_Samsung2GbDDR2.cfg -------------------------------------------------------------------------------- /simEff/cacti7/2DDRAM_micron1Gb.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/2DDRAM_micron1Gb.cfg -------------------------------------------------------------------------------- /simEff/cacti7/3DDRAM_Samsung3D8Gb_extened.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/3DDRAM_Samsung3D8Gb_extened.cfg -------------------------------------------------------------------------------- /simEff/cacti7/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/README -------------------------------------------------------------------------------- /simEff/cacti7/TSV.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/TSV.cc -------------------------------------------------------------------------------- /simEff/cacti7/TSV.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/TSV.h -------------------------------------------------------------------------------- /simEff/cacti7/Ucache.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/Ucache.cc -------------------------------------------------------------------------------- /simEff/cacti7/Ucache.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/Ucache.h -------------------------------------------------------------------------------- /simEff/cacti7/arbiter.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/arbiter.cc -------------------------------------------------------------------------------- /simEff/cacti7/arbiter.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/arbiter.h -------------------------------------------------------------------------------- /simEff/cacti7/area.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/area.cc -------------------------------------------------------------------------------- /simEff/cacti7/area.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/area.h -------------------------------------------------------------------------------- /simEff/cacti7/bank.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/bank.cc -------------------------------------------------------------------------------- /simEff/cacti7/bank.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/bank.h -------------------------------------------------------------------------------- /simEff/cacti7/basic_circuit.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/basic_circuit.cc -------------------------------------------------------------------------------- /simEff/cacti7/basic_circuit.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/basic_circuit.h -------------------------------------------------------------------------------- /simEff/cacti7/cache.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cache.cfg -------------------------------------------------------------------------------- /simEff/cacti7/cacti: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cacti -------------------------------------------------------------------------------- /simEff/cacti7/cacti.i: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cacti.i -------------------------------------------------------------------------------- /simEff/cacti7/cacti.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cacti.mk -------------------------------------------------------------------------------- /simEff/cacti7/cacti_interface.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cacti_interface.cc -------------------------------------------------------------------------------- /simEff/cacti7/cacti_interface.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/cacti_interface.h -------------------------------------------------------------------------------- /simEff/cacti7/component.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/component.cc -------------------------------------------------------------------------------- /simEff/cacti7/component.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/component.h -------------------------------------------------------------------------------- /simEff/cacti7/const.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/const.h -------------------------------------------------------------------------------- /simEff/cacti7/contention.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/contention.dat -------------------------------------------------------------------------------- /simEff/cacti7/crossbar.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/crossbar.cc -------------------------------------------------------------------------------- /simEff/cacti7/crossbar.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/crossbar.h -------------------------------------------------------------------------------- /simEff/cacti7/ddr3.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/ddr3.cfg -------------------------------------------------------------------------------- /simEff/cacti7/decoder.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/decoder.cc -------------------------------------------------------------------------------- /simEff/cacti7/decoder.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/decoder.h -------------------------------------------------------------------------------- /simEff/cacti7/dram.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/dram.cfg -------------------------------------------------------------------------------- /simEff/cacti7/extio.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/extio.cc -------------------------------------------------------------------------------- /simEff/cacti7/extio.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/extio.h -------------------------------------------------------------------------------- /simEff/cacti7/extio_technology.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/extio_technology.cc -------------------------------------------------------------------------------- /simEff/cacti7/extio_technology.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/extio_technology.h -------------------------------------------------------------------------------- /simEff/cacti7/htree2.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/htree2.cc -------------------------------------------------------------------------------- /simEff/cacti7/htree2.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/htree2.h -------------------------------------------------------------------------------- /simEff/cacti7/io.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/io.cc -------------------------------------------------------------------------------- /simEff/cacti7/io.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/io.h -------------------------------------------------------------------------------- /simEff/cacti7/lpddr.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/lpddr.cfg -------------------------------------------------------------------------------- /simEff/cacti7/main.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/main.cc -------------------------------------------------------------------------------- /simEff/cacti7/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/makefile -------------------------------------------------------------------------------- /simEff/cacti7/mat.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/mat.cc -------------------------------------------------------------------------------- /simEff/cacti7/mat.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/mat.h -------------------------------------------------------------------------------- /simEff/cacti7/memcad.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memcad.cc -------------------------------------------------------------------------------- /simEff/cacti7/memcad.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memcad.h -------------------------------------------------------------------------------- /simEff/cacti7/memcad_parameters.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memcad_parameters.cc -------------------------------------------------------------------------------- /simEff/cacti7/memcad_parameters.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memcad_parameters.h -------------------------------------------------------------------------------- /simEff/cacti7/memorybus.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memorybus.cc -------------------------------------------------------------------------------- /simEff/cacti7/memorybus.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/memorybus.h -------------------------------------------------------------------------------- /simEff/cacti7/nuca.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/nuca.cc -------------------------------------------------------------------------------- /simEff/cacti7/nuca.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/nuca.h -------------------------------------------------------------------------------- /simEff/cacti7/obj_dbg/cacti: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/obj_dbg/cacti -------------------------------------------------------------------------------- /simEff/cacti7/parameter.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/parameter.cc -------------------------------------------------------------------------------- /simEff/cacti7/parameter.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/parameter.h -------------------------------------------------------------------------------- /simEff/cacti7/powergating.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/powergating.cc -------------------------------------------------------------------------------- /simEff/cacti7/powergating.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/powergating.h -------------------------------------------------------------------------------- /simEff/cacti7/regression.test: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/regression.test -------------------------------------------------------------------------------- /simEff/cacti7/router.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/router.cc -------------------------------------------------------------------------------- /simEff/cacti7/router.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/router.h -------------------------------------------------------------------------------- /simEff/cacti7/sample_config_files/ddr3_cache.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/sample_config_files/ddr3_cache.cfg -------------------------------------------------------------------------------- /simEff/cacti7/sample_config_files/diff_ddr3_cache.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/sample_config_files/diff_ddr3_cache.cfg -------------------------------------------------------------------------------- /simEff/cacti7/sample_config_files/lpddr3_cache.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/sample_config_files/lpddr3_cache.cfg -------------------------------------------------------------------------------- /simEff/cacti7/sample_config_files/wideio_cache.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/sample_config_files/wideio_cache.cfg -------------------------------------------------------------------------------- /simEff/cacti7/subarray.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/subarray.cc -------------------------------------------------------------------------------- /simEff/cacti7/subarray.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/subarray.h -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/16nm.dat: -------------------------------------------------------------------------------- 1 | Invalid technology nodes 2 | -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/180nm-old.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/180nm-old.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/180nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/180nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/22nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/22nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/32nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/32nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/45nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/45nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/65nm-old.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/65nm-old.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/65nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/65nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/90nm-old.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/90nm-old.dat -------------------------------------------------------------------------------- /simEff/cacti7/tech_params/90nm.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/tech_params/90nm.dat -------------------------------------------------------------------------------- /simEff/cacti7/technology.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/technology.cc -------------------------------------------------------------------------------- /simEff/cacti7/uca.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/uca.cc -------------------------------------------------------------------------------- /simEff/cacti7/uca.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/uca.h -------------------------------------------------------------------------------- /simEff/cacti7/version_cacti.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/version_cacti.h -------------------------------------------------------------------------------- /simEff/cacti7/wire.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/wire.cc -------------------------------------------------------------------------------- /simEff/cacti7/wire.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti7/wire.h -------------------------------------------------------------------------------- /simEff/cacti_result.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/cacti_result.py -------------------------------------------------------------------------------- /simEff/efficiency.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simEff/efficiency.py -------------------------------------------------------------------------------- /simHw/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simHw/README.md -------------------------------------------------------------------------------- /simHw/bank_calc.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simHw/bank_calc.py -------------------------------------------------------------------------------- /simHw/block_trace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simHw/block_trace.py -------------------------------------------------------------------------------- /simHw/profiling.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/simHw/profiling.py -------------------------------------------------------------------------------- /sweep_config.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/sweep_config.py -------------------------------------------------------------------------------- /sweep_config_mlperf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/sweep_config_mlperf.py -------------------------------------------------------------------------------- /sweep_plot.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/sweep_plot.py -------------------------------------------------------------------------------- /sweep_plot_mlperf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/sweep_plot_mlperf.py -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryparallel/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryparallel/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/binaryserial/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/binaryserial/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/pe.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/pe.cfg -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/regression.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/regression.cfg -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/sobol16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/sobol16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/sobol16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/sobol16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/sobol16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/sobol16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/ugemmrate/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/ugemmrate/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/sobol16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/sobol16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/sobol16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/sobol16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/sobol16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/sobol16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unaryrate/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unaryrate/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/sobol16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/sobol16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/sobol16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/sobol16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/sobol16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/sobol16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/16bit/unarytemporal/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/16bit/unarytemporal/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryparallel/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryparallel/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/binaryserial/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/binaryserial/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/pe.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/pe.cfg -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/regression.cfg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/regression.cfg -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/sobol8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/sobol8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/sobol8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/sobol8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/sobol8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/sobol8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/ugemmrate/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/ugemmrate/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/sobol8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/sobol8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/sobol8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/sobol8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/sobol8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/sobol8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unaryrate/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unaryrate/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/acc.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/acc.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/acc_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/acc_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/acc_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/acc_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_16.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_16.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_16_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_16_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_16_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_16_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_32.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_32.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_32_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_32_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_32_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_32_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_4.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_4.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_4_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_4_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_4_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_4_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/array_eyeriss_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/ireg_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/mul_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/mul_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_border.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_border.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_border_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_border_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_border_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_border_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_inner.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_inner.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_inner_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_inner_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/pe_inner_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/pe_inner_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/sobol8.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/sobol8.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/sobol8_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/sobol8_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/sobol8_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/sobol8_power.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/wreg.rpt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/wreg.rpt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/wreg_area.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/wreg_area.txt -------------------------------------------------------------------------------- /synthesis/32nm_rvt/8bit/unarytemporal/wreg_power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/32nm_rvt/8bit/unarytemporal/wreg_power.txt -------------------------------------------------------------------------------- /synthesis/auto_syn.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/auto_syn.sh -------------------------------------------------------------------------------- /synthesis/pe_cfg_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/pe_cfg_gen.py -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryparallel/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryparallel/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/binaryserial/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/binaryserial/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/sobol16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/sobol16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/ugemmrate/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/ugemmrate/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/sobol16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/sobol16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unaryrate/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unaryrate/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/sobol16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/sobol16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/16bit/unarytemporal/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/16bit/unarytemporal/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryparallel/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryparallel/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/binaryserial/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/binaryserial/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/sobol8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/sobol8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/ugemmrate/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/ugemmrate/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/sobol8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/sobol8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unaryrate/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unaryrate/wreg.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/acc.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/acc.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/array_16.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/array_16.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/array_32.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/array_32.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/array_4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/array_4.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/array_8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/array_8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/array_eyeriss.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/array_eyeriss.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/ireg_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/ireg_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/ireg_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/ireg_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/mul_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/mul_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/mul_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/mul_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/pe_border.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/pe_border.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/pe_inner.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/pe_inner.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/sobol8.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/sobol8.sv -------------------------------------------------------------------------------- /synthesis/src_sv/8bit/unarytemporal/wreg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/src_sv/8bit/unarytemporal/wreg.sv -------------------------------------------------------------------------------- /synthesis/syn_run.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/syn_run.sh -------------------------------------------------------------------------------- /synthesis/syn_script.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/syn_script.tcl -------------------------------------------------------------------------------- /synthesis/synopsys_dc.setup_32nm_rvt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/synopsys_dc.setup_32nm_rvt -------------------------------------------------------------------------------- /synthesis/synopsys_dc.setup_45nm_rvt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/synthesis/synopsys_dc.setup_45nm_rvt -------------------------------------------------------------------------------- /unit_test/test_dram_trace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/unit_test/test_dram_trace.py -------------------------------------------------------------------------------- /unit_test/test_sram_traffic_ws_usystolic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/unit_test/test_sram_traffic_ws_usystolic.py -------------------------------------------------------------------------------- /unit_test/test_trace_gen_wrapper.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/diwu1990/uSystolic-Sim/HEAD/unit_test/test_trace_gen_wrapper.py --------------------------------------------------------------------------------