├── AES_verilog_demo ├── README.md ├── ROM_2P │ └── AES_sTable.mif ├── RTL │ ├── AES_encryp_top.v │ ├── code_connect.png │ ├── colMix_keyAdd.v │ ├── keyExp.v │ ├── roundFunc.v │ ├── roundFunc_10.v │ ├── subByte_rowShift.v │ ├── subColMix.v │ └── 代码关系图.png └── simulation │ ├── AES_encryp_top.vt │ ├── AES调试数据_1.txt │ ├── 仿真图1.png │ ├── 仿真图2.png │ └── 仿真图3.png └── LICENSE /AES_verilog_demo/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/README.md -------------------------------------------------------------------------------- /AES_verilog_demo/ROM_2P/AES_sTable.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/ROM_2P/AES_sTable.mif -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/AES_encryp_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/AES_encryp_top.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/code_connect.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/code_connect.png -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/colMix_keyAdd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/colMix_keyAdd.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/keyExp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/keyExp.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/roundFunc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/roundFunc.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/roundFunc_10.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/roundFunc_10.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/subByte_rowShift.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/subByte_rowShift.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/subColMix.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/subColMix.v -------------------------------------------------------------------------------- /AES_verilog_demo/RTL/代码关系图.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/RTL/代码关系图.png -------------------------------------------------------------------------------- /AES_verilog_demo/simulation/AES_encryp_top.vt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/simulation/AES_encryp_top.vt -------------------------------------------------------------------------------- /AES_verilog_demo/simulation/AES调试数据_1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/simulation/AES调试数据_1.txt -------------------------------------------------------------------------------- /AES_verilog_demo/simulation/仿真图1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/simulation/仿真图1.png -------------------------------------------------------------------------------- /AES_verilog_demo/simulation/仿真图2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/simulation/仿真图2.png -------------------------------------------------------------------------------- /AES_verilog_demo/simulation/仿真图3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/AES_verilog_demo/simulation/仿真图3.png -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eda-lab/AES-based-on-FPGA/HEAD/LICENSE --------------------------------------------------------------------------------