├── LICENSE ├── README.md ├── docs └── falco.jpg └── hw ├── build.tcl └── src ├── core_rtl ├── AXI │ └── core_axi_device_port.v ├── Address_Generate_stage │ ├── AGU.sv │ └── AGU_io.sv ├── CSR │ ├── csr.sv │ └── csr_io.sv ├── Cache │ ├── L1_cache_pkg.sv │ ├── L1_dcache.sv │ ├── L1_icache.sv │ └── L1_icache_io.sv ├── Commit │ ├── commit_stage_io.sv │ ├── committed_map_table.sv │ ├── csr_file.sv │ └── reorder_buffer.sv ├── Falco_top.sv ├── Include │ └── Falco_pkg.sv ├── Instruction_Decode │ ├── ID_stage.sv │ ├── ID_stage_io.sv │ └── decoder.sv ├── Instruction_Fetch │ ├── BTB.sv │ ├── IF_stage.sv │ ├── IF_stage_io.sv │ ├── bimodal.sv │ ├── gshare_branch_predictor.sv │ └── program_counter.sv ├── LoadStoreUnit │ ├── combine_data_unit.sv │ ├── last_fetch_store_table.sv │ ├── load_buffer.sv │ ├── load_buffer_io.sv │ ├── load_buffer_select.sv │ ├── load_forward_unit.sv │ ├── load_store_unit.sv │ ├── load_store_unit_io.sv │ ├── mem_access.sv │ ├── mem_access_io.sv │ ├── store_buffer.sv │ ├── store_buffer_io.sv │ └── store_set_id_table.sv ├── Rename_Dispatch │ ├── RNDS_stage.sv │ ├── busy_list.sv │ ├── prf_freelist.sv │ ├── register_map_table.sv │ └── rename_dispatch_io.sv ├── TCM │ └── tcm.sv ├── core_top.sv ├── execute │ ├── ALU.sv │ ├── alu_csr_bc_execute_group.sv │ ├── alu_muldiv_execute_group.sv │ ├── branch_unit.sv │ ├── divider.sv │ ├── exe_stage_io.sv │ └── fast_mul.sv ├── issue_queue │ ├── empty_entry_finder.sv │ ├── empty_entry_finder8_wrapper.sv │ ├── int_balance_picker.sv │ ├── int_iq_counter_selector.sv │ ├── int_iq_ctr_possel_balance_selector.sv │ ├── int_iq_ctr_rob_tag_balance_selector.sv │ ├── int_issue_queue.sv │ ├── int_issue_queue_io.sv │ ├── int_possel_replay_unit.sv │ ├── int_rob_tag_replay_unit.sv │ ├── mem_iq_balance_selector.sv │ ├── mem_iq_balance_selector_wo_store.sv │ ├── mem_issue_queue.sv │ ├── mem_issue_queue_io.sv │ └── mem_replay_unit.sv ├── pipeline_recovery │ ├── pipeline_control_recovery.sv │ └── pipeline_control_recovery_io.sv ├── register_read │ ├── physical_register_file.sv │ ├── register_read.sv │ └── register_read_io.sv └── utility │ ├── distri_ram.v │ ├── distri_ram2r1w.v │ ├── initial_table.mem │ ├── sram.v │ ├── sram_dp.v │ └── sram_dual_port.sv ├── mem ├── initial_table.mem ├── total_coremark.mem └── total_dhry.mem ├── soc_rtl ├── falco_axi_vip_tb.sv ├── falco_syn.v └── falco_wrapper.v └── xdc └── kc705.xdc /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/README.md -------------------------------------------------------------------------------- /docs/falco.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/docs/falco.jpg -------------------------------------------------------------------------------- /hw/build.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/build.tcl -------------------------------------------------------------------------------- /hw/src/core_rtl/AXI/core_axi_device_port.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/AXI/core_axi_device_port.v -------------------------------------------------------------------------------- /hw/src/core_rtl/Address_Generate_stage/AGU.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Address_Generate_stage/AGU.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Address_Generate_stage/AGU_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Address_Generate_stage/AGU_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/CSR/csr.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/CSR/csr.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/CSR/csr_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/CSR/csr_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Cache/L1_cache_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Cache/L1_cache_pkg.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Cache/L1_dcache.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Cache/L1_dcache.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Cache/L1_icache.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Cache/L1_icache.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Cache/L1_icache_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Cache/L1_icache_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Commit/commit_stage_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Commit/commit_stage_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Commit/committed_map_table.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Commit/committed_map_table.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Commit/csr_file.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Commit/csr_file.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Commit/reorder_buffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Commit/reorder_buffer.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Falco_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Falco_top.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Include/Falco_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Include/Falco_pkg.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Decode/ID_stage.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Decode/ID_stage.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Decode/ID_stage_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Decode/ID_stage_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Decode/decoder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Decode/decoder.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/BTB.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/BTB.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/IF_stage.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/IF_stage.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/IF_stage_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/IF_stage_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/bimodal.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/bimodal.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/gshare_branch_predictor.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/gshare_branch_predictor.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Instruction_Fetch/program_counter.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Instruction_Fetch/program_counter.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/combine_data_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/combine_data_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/last_fetch_store_table.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/last_fetch_store_table.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_buffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_buffer.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_buffer_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_buffer_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_buffer_select.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_buffer_select.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_forward_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_forward_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_store_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_store_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/load_store_unit_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/load_store_unit_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/mem_access.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/mem_access.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/mem_access_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/mem_access_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/store_buffer.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/store_buffer.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/store_buffer_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/store_buffer_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/LoadStoreUnit/store_set_id_table.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/LoadStoreUnit/store_set_id_table.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Rename_Dispatch/RNDS_stage.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Rename_Dispatch/RNDS_stage.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Rename_Dispatch/busy_list.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Rename_Dispatch/busy_list.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Rename_Dispatch/prf_freelist.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Rename_Dispatch/prf_freelist.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Rename_Dispatch/register_map_table.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Rename_Dispatch/register_map_table.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/Rename_Dispatch/rename_dispatch_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/Rename_Dispatch/rename_dispatch_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/TCM/tcm.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/TCM/tcm.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/core_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/core_top.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/ALU.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/ALU.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/alu_csr_bc_execute_group.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/alu_csr_bc_execute_group.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/alu_muldiv_execute_group.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/alu_muldiv_execute_group.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/branch_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/branch_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/divider.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/divider.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/exe_stage_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/exe_stage_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/execute/fast_mul.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/execute/fast_mul.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/empty_entry_finder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/empty_entry_finder.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/empty_entry_finder8_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/empty_entry_finder8_wrapper.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_balance_picker.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_balance_picker.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_iq_counter_selector.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_iq_counter_selector.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_iq_ctr_possel_balance_selector.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_iq_ctr_possel_balance_selector.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_iq_ctr_rob_tag_balance_selector.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_iq_ctr_rob_tag_balance_selector.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_issue_queue.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_issue_queue.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_issue_queue_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_issue_queue_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_possel_replay_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_possel_replay_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/int_rob_tag_replay_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/int_rob_tag_replay_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/mem_iq_balance_selector.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/mem_iq_balance_selector.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/mem_iq_balance_selector_wo_store.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/mem_iq_balance_selector_wo_store.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/mem_issue_queue.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/mem_issue_queue.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/mem_issue_queue_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/mem_issue_queue_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/issue_queue/mem_replay_unit.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/issue_queue/mem_replay_unit.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/pipeline_recovery/pipeline_control_recovery.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/pipeline_recovery/pipeline_control_recovery.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/pipeline_recovery/pipeline_control_recovery_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/pipeline_recovery/pipeline_control_recovery_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/register_read/physical_register_file.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/register_read/physical_register_file.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/register_read/register_read.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/register_read/register_read.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/register_read/register_read_io.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/register_read/register_read_io.sv -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/distri_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/distri_ram.v -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/distri_ram2r1w.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/distri_ram2r1w.v -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/initial_table.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/initial_table.mem -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/sram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/sram.v -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/sram_dp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/sram_dp.v -------------------------------------------------------------------------------- /hw/src/core_rtl/utility/sram_dual_port.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/core_rtl/utility/sram_dual_port.sv -------------------------------------------------------------------------------- /hw/src/mem/initial_table.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/mem/initial_table.mem -------------------------------------------------------------------------------- /hw/src/mem/total_coremark.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/mem/total_coremark.mem -------------------------------------------------------------------------------- /hw/src/mem/total_dhry.mem: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/mem/total_dhry.mem -------------------------------------------------------------------------------- /hw/src/soc_rtl/falco_axi_vip_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/soc_rtl/falco_axi_vip_tb.sv -------------------------------------------------------------------------------- /hw/src/soc_rtl/falco_syn.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/soc_rtl/falco_syn.v -------------------------------------------------------------------------------- /hw/src/soc_rtl/falco_wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/soc_rtl/falco_wrapper.v -------------------------------------------------------------------------------- /hw/src/xdc/kc705.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/eisl-nctu/falco/HEAD/hw/src/xdc/kc705.xdc --------------------------------------------------------------------------------