├── .github └── workflows │ └── main-push.yml ├── .gitignore ├── README.md ├── bin ├── verilog-format-LINUX.zip └── verilog-format-WIN.zip ├── images └── verilog-format.gif ├── launch-linux ├── build-dist └── verilog-format ├── pom.xml ├── src └── main │ └── java │ └── net │ └── ericsonj │ ├── commonscli │ ├── CommonsCLI.java │ └── ConsoleApplication.java │ ├── util │ └── StringHelper.java │ └── verilog │ ├── FileFormat.java │ ├── FormatSetting.java │ ├── Global.java │ ├── IndentationStyle.java │ ├── LineIndentable.java │ ├── StatementState.java │ ├── StyleImp.java │ ├── VerilogBlock.java │ ├── VerilogFile.java │ ├── VerilogFormat.java │ ├── VerilogHelper.java │ ├── decorations │ ├── AbstractLineDecoration.java │ ├── AbstractModuleAlign.java │ ├── AlignBlockingAssignments.java │ ├── AlignConsecutive.java │ ├── AlignLineComment.java │ ├── AlignNoBlockingAssignments.java │ ├── ModuleAlign.java │ ├── ModuleInstantiation.java │ ├── SpacesBeforeIfStatement.java │ ├── SpacesBlockingAssignment.java │ ├── SpacesInParentheses.java │ ├── SpacesInSquareBrackets.java │ ├── SpacesNoBlockingAssignment.java │ └── SpacesTrailingComment.java │ └── statements │ ├── AbstractStatement.java │ ├── Always.java │ ├── AlwaysState.java │ ├── BlockComment.java │ ├── BlockCommentState.java │ ├── Case.java │ ├── CaseState.java │ ├── For.java │ ├── ForState.java │ ├── Forever.java │ ├── ForeverState.java │ ├── Function.java │ ├── FunctionState.java │ ├── If.java │ ├── IfState.java │ ├── Initial.java │ ├── InitialState.java │ ├── Module.java │ ├── ModuleState.java │ ├── Repeat.java │ ├── RepeatState.java │ ├── Task.java │ ├── TaskState.java │ ├── While.java │ └── WhileState.java └── verilog ├── .verilog-format.properties ├── fsmtx.v └── genrom.v /.github/workflows/main-push.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/.github/workflows/main-push.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | target/ 2 | nbactions.xml 3 | .idea/ -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/README.md -------------------------------------------------------------------------------- /bin/verilog-format-LINUX.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/bin/verilog-format-LINUX.zip -------------------------------------------------------------------------------- /bin/verilog-format-WIN.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/bin/verilog-format-WIN.zip -------------------------------------------------------------------------------- /images/verilog-format.gif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/images/verilog-format.gif -------------------------------------------------------------------------------- /launch-linux/build-dist: -------------------------------------------------------------------------------- 1 | #!/bin/sh 2 | 3 | cp ../target/*-full.jar verilog-format.jar 4 | -------------------------------------------------------------------------------- /launch-linux/verilog-format: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/launch-linux/verilog-format -------------------------------------------------------------------------------- /pom.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/pom.xml -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/commonscli/CommonsCLI.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/commonscli/CommonsCLI.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/commonscli/ConsoleApplication.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/commonscli/ConsoleApplication.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/util/StringHelper.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/util/StringHelper.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/FileFormat.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/FileFormat.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/FormatSetting.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/FormatSetting.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/Global.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/Global.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/IndentationStyle.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/IndentationStyle.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/LineIndentable.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/LineIndentable.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/StatementState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/StatementState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/StyleImp.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/StyleImp.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/VerilogBlock.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/VerilogBlock.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/VerilogFile.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/VerilogFile.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/VerilogFormat.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/VerilogFormat.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/VerilogHelper.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/VerilogHelper.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AbstractLineDecoration.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AbstractLineDecoration.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AbstractModuleAlign.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AbstractModuleAlign.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AlignBlockingAssignments.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AlignBlockingAssignments.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AlignConsecutive.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AlignConsecutive.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AlignLineComment.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AlignLineComment.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/AlignNoBlockingAssignments.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/AlignNoBlockingAssignments.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/ModuleAlign.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/ModuleAlign.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/ModuleInstantiation.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/ModuleInstantiation.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesBeforeIfStatement.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesBeforeIfStatement.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesBlockingAssignment.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesBlockingAssignment.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesInParentheses.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesInParentheses.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesInSquareBrackets.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesInSquareBrackets.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesNoBlockingAssignment.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesNoBlockingAssignment.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/decorations/SpacesTrailingComment.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/decorations/SpacesTrailingComment.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/AbstractStatement.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/AbstractStatement.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Always.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Always.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/AlwaysState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/AlwaysState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/BlockComment.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/BlockComment.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/BlockCommentState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/BlockCommentState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Case.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Case.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/CaseState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/CaseState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/For.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/For.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/ForState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/ForState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Forever.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Forever.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/ForeverState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/ForeverState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Function.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Function.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/FunctionState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/FunctionState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/If.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/If.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/IfState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/IfState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Initial.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Initial.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/InitialState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/InitialState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Module.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Module.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/ModuleState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/ModuleState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Repeat.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Repeat.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/RepeatState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/RepeatState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/Task.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/Task.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/TaskState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/TaskState.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/While.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/While.java -------------------------------------------------------------------------------- /src/main/java/net/ericsonj/verilog/statements/WhileState.java: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/src/main/java/net/ericsonj/verilog/statements/WhileState.java -------------------------------------------------------------------------------- /verilog/.verilog-format.properties: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/verilog/.verilog-format.properties -------------------------------------------------------------------------------- /verilog/fsmtx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/verilog/fsmtx.v -------------------------------------------------------------------------------- /verilog/genrom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ericsonj/verilog-format/HEAD/verilog/genrom.v --------------------------------------------------------------------------------