├── .clang-format ├── .gcloudignore ├── .gitattributes ├── .github ├── autolabeler.yml ├── ctest2junit.xsl ├── dependabot.yml ├── scripts │ ├── check_license.sh │ ├── check_python_scripts.sh │ ├── db.sh │ ├── update-contributing.py │ └── xilinx.sh └── workflows │ ├── Automerge.yml │ └── Pipeline.yml ├── .gitignore ├── .gitmodules ├── .readthedocs.yml ├── .style.yapf ├── AUTHORS ├── CMakeLists.txt ├── CODE_OF_CONDUCT.md ├── CONTRIBUTING.md ├── LICENSE ├── Makefile ├── Makefile.tools_tests ├── README.md ├── UPDATING-THE-DOCS.md ├── database ├── Makefile ├── artix7 │ └── settings.sh ├── kintex7 │ └── settings.sh └── zynq7 │ └── settings.sh ├── docs ├── .gitignore ├── Makefile ├── _static │ ├── favicon.svg │ └── logo.svg ├── architecture │ ├── bitstream_format.rst │ ├── code_of_conduct.md │ ├── configuration.rst │ ├── copying.md │ ├── dram_configuration.rst │ ├── glossary.rst │ ├── interconnect.rst │ ├── overview.rst │ ├── reference.rst │ └── updating_the_docs.md ├── conf.py ├── db_dev_process │ ├── contributing.md │ ├── fuzzers │ │ ├── index │ │ └── index.rst │ ├── minitests │ │ ├── index │ │ └── index.rst │ ├── new_fuzzer.rst │ ├── newpart.rst │ ├── parts.rst │ └── readme.md ├── dev_database │ ├── common │ │ ├── cell_data.rst │ │ ├── index.rst │ │ ├── mask.rst │ │ ├── ppips.rst │ │ ├── segbits.rst │ │ ├── site_type.rst │ │ └── tile_type.rst │ ├── description.rst │ ├── index.rst │ └── part_specific │ │ ├── index.rst │ │ ├── package_pins.rst │ │ ├── part.rst │ │ ├── tileconn.rst │ │ └── tilegrid.rst ├── developer-certificate-of-origin ├── getting.rst ├── index.rst ├── introduction.rst └── requirements.txt ├── download-latest-db.sh ├── experiments ├── clbpips │ ├── .gitignore │ ├── Makefile │ ├── README │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.v ├── example │ ├── .gitignore │ ├── Makefile │ ├── design.v │ ├── generate.sh │ ├── picorv32.v │ ├── segdata.py │ └── utilities.tcl ├── gndvcc │ ├── .gitignore │ ├── Makefile │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── maketodo.py │ ├── piplist.tcl │ └── top.v └── pipsroute │ ├── .gitignore │ ├── Makefile │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── maketodo.py │ ├── piplist.tcl │ └── top.v ├── fuzzers ├── .gitignore ├── 000-init-db │ └── Makefile ├── 001-part-yaml │ ├── .gitignore │ ├── Makefile │ ├── Makefile.specimen │ ├── add_iobanks.py │ ├── generate.tcl │ ├── top.v │ ├── xc7z010clg400-1_required_features.fasm │ └── xc7z020clg400-1_required_features.fasm ├── 005-tilegrid │ ├── Makefile │ ├── README.md │ ├── add_tdb.py │ ├── bram │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── bram_block │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── bram_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── cfg │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── cfg_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── clb │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── clb_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── clk_bufg │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── clk_hrow │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── dsp │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── dsp_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── fifo_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── fuzzaddr │ │ ├── common.mk │ │ ├── generate.py │ │ └── generate.sh │ ├── generate.py │ ├── generate.sh │ ├── generate_full.py │ ├── generate_tiles.tcl │ ├── gtp_channel │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── gtp_common │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── gtp_int_interface │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── gtx_channel │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── gtx_common │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── gtx_int_interface │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── hclk_cmt │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── hclk_ioi │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── iob │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── iob18 │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── iob18_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── iob_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── ioi │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── ioi18 │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── mmcm │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── monitor │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── monitor_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── orphan_int_column │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── pcie │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── pcie_int_interface │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── pll │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── ps7_int │ │ ├── Makefile │ │ ├── generate.tcl │ │ └── top.py │ ├── top.v │ ├── util.py │ └── util.tcl ├── 007-timing │ ├── .gitignore │ ├── Makefile │ ├── bel │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ ├── carry4delays.py │ │ ├── fixup_timings_txt.py │ │ ├── pin_alias_map.json │ │ ├── properties_map.json │ │ ├── runme.sh │ │ ├── runme.tcl │ │ ├── tim2json.py │ │ └── top.v │ └── routing-bels │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── runme.sh │ │ ├── runme.tcl │ │ ├── tim2sdf.py │ │ └── top.v ├── 010-clb-lutinit │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.v ├── 011-clb-ffconfig │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ ├── prims.py │ └── top.py ├── 012-clb-n5ffmux │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 013-clb-ncy0 │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 014-clb-ffsrcemux │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.py ├── 015-clb-nffmux │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 016-clb-noutmux │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 017-clb-precyinit │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.py ├── 018-clb-ram │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 019-clb-ndi1mux │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── top.v │ └── top.py ├── 025-bram-config │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── minitest │ │ ├── Makefile │ │ ├── README.md │ │ ├── diff.mk │ │ ├── env.sh │ │ ├── runme.sh │ │ ├── runme.tcl │ │ └── top.v │ └── top.py ├── 026-bram-data │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── minitest │ │ ├── Makefile │ │ ├── diff.mk │ │ ├── runme.sh │ │ ├── runme.tcl │ │ └── top.v │ └── top.py ├── 027-bram36-config │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 028-fifo-config │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 029-bram-fifo-config │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 030-iob │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── check_results.py │ ├── generate.py │ ├── generate.tcl │ ├── hclk_bits.dbf │ ├── minitest │ │ ├── DRIVE.tcl │ │ ├── IOSTANDARD.tcl │ │ ├── Makefile │ │ ├── PULLTYPE.tcl │ │ ├── README.md │ │ ├── SLEW.tcl │ │ ├── compare.py │ │ ├── diff.mk │ │ ├── diff_tcl.mk │ │ ├── generate.tcl │ │ ├── params.csv │ │ ├── runme.sh │ │ ├── runme.tcl │ │ ├── runme_tcl.sh │ │ ├── sweep.tcl │ │ ├── tcl.v │ │ ├── template.tcl │ │ ├── top.py │ │ └── top.v │ ├── process_rdb.py │ ├── tag_groups.txt │ ├── top.py │ └── write_io_banks.tcl ├── 030-iob18 │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── check_results.py │ ├── generate.py │ ├── generate.tcl │ ├── hclk_bits.dbf │ ├── iostandards.py │ ├── process_rdb.py │ ├── tag_groups.txt │ ├── top.py │ └── write_io_banks.tcl ├── 031-cmt-mmcm │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── top.py │ └── write_mmcm_reg.py ├── 032-cmt-pll │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── top.py │ └── write_pll_reg.py ├── 033-mon-xadc │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.py ├── 034-cmt-pll-pips │ ├── Makefile │ ├── README.md │ ├── cmt_top_upper_t.tcl │ ├── fixup_and_group.py │ ├── generate.py │ ├── generate.tcl │ ├── tag_groups.txt │ └── top.py ├── 034b-cmt-mmcm-pips │ ├── Makefile │ ├── README.md │ ├── cmt_top_lower_b.tcl │ ├── fixup_and_group.py │ ├── generate.py │ ├── generate.tcl │ ├── tag_groups.txt │ └── top.py ├── 035-iob-ilogic │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── tag_groups.txt │ └── top.py ├── 035a-iob-idelay │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 035a-iob18-idelay │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 035a-iob18-odelay │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 035b-iob-iserdes │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── tag_groups.txt │ └── top.py ├── 036-iob-ologic │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 036-iob18-ologic │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 037-iob-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── ioi3_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 037-iob18-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── ioi_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 038-cfg-startup │ ├── Makefile │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 038-cfg │ ├── Makefile │ ├── README.md │ ├── add_constant_bits.py │ ├── bits.dbf │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.py ├── 039-hclk-config │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 040-clk-hrow-config │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 041-clk-hrow-pips │ ├── Makefile │ ├── bits.dbf │ ├── clk_hrow_pip_list.tcl │ ├── generate.py │ ├── generate.tcl │ ├── output_cmt.tcl │ ├── output_pss_clocks.tcl │ └── top.py ├── 042-clk-bufg-config │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 043-clk-rebuf-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 044-clk-bufg-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── build_zdb.py │ ├── clk_bufg_pip_list.tcl │ ├── generate.py │ ├── generate.tcl │ ├── output_cmt.tcl │ └── top.py ├── 045-hclk-cmt-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── hclk_cmt_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 046-clk-bufg-muxed-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── build_zdb.py │ ├── clk_bufg_pip_list.tcl │ ├── generate.py │ ├── generate.tcl │ ├── output_cmt.tcl │ └── top.py ├── 047-hclk-ioi-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── hclk_ioi3_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 047-hclk-ioi18-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── hclk_ioi_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 047a-hclk-idelayctrl-pips │ ├── Makefile │ ├── README.md │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── hclk_ioi3_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 048-int-piplist │ └── Makefile ├── 049-int-imux-gfan │ ├── Makefile │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 050-pip-seed │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ ├── picorv32.v │ └── top.v ├── 051-pip-imuxlout-bypalts │ ├── Makefile │ ├── README.md │ ├── generate.tcl │ ├── picorv32.v │ └── top.v ├── 052-pip-clkin │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.tcl │ └── top.v ├── 053-pip-ctrlin │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.tcl │ └── top.v ├── 054-pip-fan-alt │ ├── Makefile │ ├── README.md │ ├── generate.tcl │ └── top.v ├── 055-pip-gnd │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.v ├── 056-pip-rem │ ├── Makefile │ ├── README.md │ ├── generate.tcl │ └── top.v ├── 057-pip-bi │ ├── Makefile │ ├── README.md │ ├── bipiplist.tcl │ ├── generate.py │ ├── generate.tcl │ └── top.v ├── 058-pip-hclk │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── generate.py │ ├── generate.sh │ ├── generate.tcl │ └── top.v ├── 059-pip-byp-bounce │ ├── Makefile │ ├── README.md │ ├── generate.tcl │ └── top.v ├── 060-bram-cascades │ ├── Makefile │ ├── bits.dbf │ ├── bram_pip_list.tcl │ ├── generate.py │ ├── generate.tcl │ ├── top.py │ └── unmanagle_pips.py ├── 061-pcie-conf │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── generate_ports.tcl │ ├── params.py │ └── top.py ├── 062-pcie-int-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── pcie_int_interface_pip_list.tcl │ ├── ports.py │ └── top.py ├── 063-gtp-common-conf │ ├── Makefile │ ├── README.md │ ├── attrs.json │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── generate_ports.tcl │ ├── pushdb.sh │ └── top.py ├── 063-gtx-common-conf │ ├── Makefile │ ├── README.md │ ├── attrs.json │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── generate_ports.tcl │ ├── pushdb.sh │ └── top.py ├── 064-gtp-channel-conf │ ├── Makefile │ ├── attrs.json │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── generate_ports.tcl │ ├── pushdb.sh │ └── top.py ├── 064-gtx-channel-conf │ ├── Makefile │ ├── attrs.json │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── generate_ports.tcl │ ├── pushdb.sh │ └── top.py ├── 065-gtp-common-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── gtp_common_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 065b-gtp-common-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── gtp_common_pip_list.tcl │ ├── output_cmt.tcl │ └── top.py ├── 066-gtp-int-pips │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ ├── gtp_int_interface_pip_list.tcl │ ├── ports.py │ └── top.py ├── 071-ppips │ ├── .gitignore │ ├── Makefile │ ├── generate.sh │ ├── generate.tcl │ └── top.v ├── 072-ordered_wires │ ├── Makefile │ ├── generate.sh │ ├── get_pipscount.tcl │ ├── job.tcl │ └── run_fuzzer.py ├── 073-get_counts │ ├── Makefile │ ├── generate.sh │ └── generate.tcl ├── 074-dump_all │ ├── Makefile │ ├── analyze_errors.py │ ├── check_nodes.py │ ├── cleanup_site_pins.py │ ├── create_node_tree.py │ ├── generate.sh │ ├── generate_after_dump.sh │ ├── generate_grid.py │ ├── generate_ignore_list.py │ ├── get_nodescount.tcl │ ├── get_speed_model.tcl │ ├── get_tilescount.tcl │ ├── ignored_wires │ │ ├── artix7 │ │ │ ├── xc7a100tfgg676-1_ignored_wires.txt │ │ │ ├── xc7a200tffg1156-1_ignored_wires.txt │ │ │ └── xc7a50tfgg484-1_ignored_wires.txt │ │ ├── kintex7 │ │ │ ├── xc7k160tffg676-2_ignored_wires.txt │ │ │ └── xc7k70tfbg676-2_ignored_wires.txt │ │ ├── spartan7 │ │ │ └── xc7s50fgga484-1_ignored_wires.txt │ │ └── zynq7 │ │ │ ├── xc7z010clg400-1_ignored_wires.txt │ │ │ └── xc7z020clg484-1_ignored_wires.txt │ ├── jobnodes.tcl │ ├── jobtiles.tcl │ ├── node_names.py │ ├── reduce_site_types.py │ ├── reduce_tile_types.py │ └── run_fuzzer.py ├── 075-pins │ ├── Makefile │ ├── generate.sh │ └── generate.tcl ├── 076-ps7 │ ├── Makefile │ ├── README.md │ ├── generate.sh │ ├── generate.tcl │ └── make_ports.py ├── 100-dsp-mskpat │ ├── Makefile │ ├── bits.dbf │ ├── generate.py │ ├── generate.tcl │ └── top.py ├── 101-dsp-pips │ ├── Makefile │ ├── bits.dbf │ ├── dsp_pip_list.tcl │ ├── generate.py │ ├── generate.tcl │ ├── ports.py │ └── top.py ├── Makefile ├── clb.mk ├── clb_ext.mk ├── fuzzer.mk ├── int_create_empty_db.sh ├── int_generate.py ├── int_loop.mk ├── int_loop.sh ├── int_loop_check.py ├── int_maketodo.py ├── pip_list.mk ├── pip_loop.mk ├── piplist │ ├── piplist.tcl │ └── piplist.v ├── reseg.sh └── run_fuzzer.py ├── gridinfo ├── .gitignore ├── README ├── gridinfo-txt2json.py ├── gridinfo.html ├── logicframes.tcl ├── runme.sh ├── svg-pan-zoom.js └── tiledata.tcl ├── htmlgen ├── .gitignore ├── htmlgen.py └── htmlgen.sh ├── lib ├── CMakeLists.txt ├── big_endian_span_test.cc ├── bit_ops_test.cc ├── database.cc ├── include │ └── prjxray │ │ ├── big_endian_span.h │ │ ├── bit_ops.h │ │ ├── database.h │ │ ├── memory_mapped_file.h │ │ ├── segbits_file_reader.h │ │ └── xilinx │ │ ├── architectures.h │ │ ├── bitstream_reader.h │ │ ├── bitstream_writer.h │ │ ├── configuration.h │ │ ├── configuration_packet.h │ │ ├── configuration_packet_with_payload.h │ │ ├── configuration_register.h │ │ ├── frames.h │ │ ├── nop_packet.h │ │ ├── spartan6 │ │ ├── block_type.h │ │ ├── command.h │ │ ├── configuration_bus.h │ │ ├── configuration_column.h │ │ ├── configuration_row.h │ │ ├── frame_address.h │ │ ├── global_clock_region.h │ │ └── part.h │ │ └── xc7series │ │ ├── block_type.h │ │ ├── command.h │ │ ├── configuration_bus.h │ │ ├── configuration_column.h │ │ ├── configuration_options_0_value.h │ │ ├── configuration_row.h │ │ ├── crc.h │ │ ├── ecc.h │ │ ├── frame_address.h │ │ ├── global_clock_region.h │ │ └── part.h ├── memory_mapped_file.cc ├── memory_mapped_file_test.cc ├── segbits_file_reader.cc ├── segbits_file_reader_test.cc ├── test_data │ ├── ToolsTestData.tar.gz │ ├── configuration_test.bit │ ├── configuration_test.debug.bit │ ├── configuration_test.perframecrc.bit │ ├── configuration_test.yaml │ ├── empty_file │ ├── one_entry.segbits │ ├── one_entry_empty_tag.segbits │ ├── one_entry_extra_whitespace.segbits │ ├── one_entry_missing_bit.segbits │ ├── small_file │ └── two_entries.segbits └── xilinx │ ├── bitstream_writer.cc │ ├── configuration.cc │ ├── configuration_packet.cc │ ├── configuration_register.cc │ ├── frames.cc │ ├── spartan6 │ ├── block_type.cc │ ├── configuration_bus.cc │ ├── configuration_column.cc │ ├── configuration_row.cc │ ├── frame_address.cc │ ├── global_clock_region.cc │ └── part.cc │ ├── tests │ ├── spartan6 │ │ ├── bitstream_reader_test.cc │ │ ├── bitstream_writer_test.cc │ │ ├── block_type_test.cc │ │ ├── configuration_bus_test.cc │ │ ├── configuration_column_test.cc │ │ ├── configuration_packet_test.cc │ │ ├── configuration_test.cc │ │ ├── frame_address_test.cc │ │ ├── frames_test.cc │ │ ├── global_clock_region_test.cc │ │ ├── part_test.cc │ │ └── row_test.cc │ └── xc7series │ │ ├── bitstream_reader_test.cc │ │ ├── bitstream_writer_test.cc │ │ ├── block_type_test.cc │ │ ├── configuration_bus_test.cc │ │ ├── configuration_column_test.cc │ │ ├── configuration_packet_test.cc │ │ ├── configuration_test.cc │ │ ├── crc_test.cc │ │ ├── ecc_test.cc │ │ ├── frame_address_test.cc │ │ ├── frames_test.cc │ │ ├── global_clock_region_test.cc │ │ ├── part_test.cc │ │ └── row_test.cc │ └── xc7series │ ├── block_type.cc │ ├── configuration_bus.cc │ ├── configuration_column.cc │ ├── configuration_row.cc │ ├── ecc.cc │ ├── frame_address.cc │ ├── global_clock_region.cc │ └── part.cc ├── minitests ├── bram-sdp │ ├── Makefile │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── clb-bused │ ├── .gitignore │ ├── Makefile │ ├── README.md │ └── top.v ├── clb-carry_cin_cyinit │ ├── README │ ├── runme.tcl │ └── top.v ├── clb-configs │ ├── .gitignore │ ├── README │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── clb-muxf8 │ ├── .gitignore │ ├── Makefile │ ├── README.md │ └── top.v ├── clkbuf │ ├── .gitignore │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── eccbits │ ├── .gitignore │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── fixedpnr │ ├── .gitignore │ ├── README.md │ ├── runme.sh │ ├── runme.tcl │ ├── top_fdce.v │ ├── top_fdce_inv.v │ ├── top_fdpe.v │ ├── top_fdre.v │ ├── top_fdse.v │ ├── top_ldce.v │ └── top_ldpe.v ├── get_unknown_bits_count.sh ├── hamsternz-displayport │ ├── .gitignore │ ├── Makefile │ ├── README.md │ └── tcl │ │ ├── par.tcl │ │ └── syn.tcl ├── idelay │ ├── Makefile │ ├── README.md │ ├── basys3.xdc │ ├── basys3_idelay_const.v │ ├── basys3_idelay_histogram.v │ ├── basys3_idelay_var.v │ ├── sim │ │ ├── error_counter_tb.v │ │ ├── message_formatter_tb.v │ │ ├── run_icarus.sh │ │ ├── run_vivado.sh │ │ └── sim.tcl │ ├── src │ │ ├── error_counter.v │ │ ├── idelay_calibrator.v │ │ ├── idelay_histogram.v │ │ ├── lfsr.v │ │ ├── message_formatter.v │ │ └── simpleuart.v │ └── tcl │ │ ├── par.tcl │ │ └── syn.tcl ├── iostandard │ ├── dump_iobs.tcl │ ├── features │ │ ├── Makefile │ │ ├── README.md │ │ ├── analyze.py │ │ ├── generate.py │ │ └── snippets.py │ └── syn+par.tcl ├── iserdes.idelay │ ├── Makefile │ ├── README.md │ ├── basys3.xdc │ ├── basys3_iserdes_idelay_histogram.v │ ├── sim │ │ ├── error_counter_tb.v │ │ ├── iserdes_idelay_histogram_tb.v │ │ ├── message_formatter_tb.v │ │ ├── run_icarus.sh │ │ ├── run_vivado.sh │ │ └── sim.tcl │ ├── src │ │ ├── error_counter.v │ │ ├── idelay_calibrator.v │ │ ├── iserdes_idelay_histogram.v │ │ ├── lfsr.v │ │ ├── message_formatter.v │ │ └── simpleuart.v │ ├── tcl │ │ ├── par.tcl │ │ └── syn.tcl │ └── utils │ │ └── iserdes_idelay_histogram_receiver.py ├── iserdes.sdr_ddr │ ├── Makefile │ ├── README.md │ ├── basys3.xdc │ ├── basys3_iserdes_sdr_ddr.v │ ├── sim │ │ ├── full_path.v │ │ ├── run_icarus.sh │ │ ├── run_vivado.sh │ │ ├── sim.tcl │ │ ├── sources.cf.template │ │ └── transmitter_tb.v │ ├── src │ │ ├── comparator.v │ │ ├── gen_rom.py │ │ ├── iserdes_sdr_ddr_test.v │ │ ├── receiver.v │ │ ├── rom.v │ │ ├── serializer.v │ │ └── transmitter.v │ └── tcl │ │ ├── par.tcl │ │ └── syn.tcl ├── litex │ ├── .gitignore │ ├── README.md │ ├── litepcie │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ └── requirements.txt │ ├── min │ │ └── arty │ │ │ ├── scripts │ │ │ └── minilitex_arty.py │ │ │ ├── src.vivado │ │ │ ├── Makefile │ │ │ ├── top.tcl │ │ │ └── top.xdc │ │ │ ├── src.yosys │ │ │ ├── Makefile │ │ │ ├── mem.init │ │ │ ├── mem_1.init │ │ │ ├── mem_2.init │ │ │ ├── synth.ys │ │ │ ├── top.tcl │ │ │ └── top.xdc │ │ │ └── verilog │ │ │ ├── VexRiscv_Lite.v │ │ │ ├── mem.init │ │ │ ├── mem_1.init │ │ │ ├── mem_2.init │ │ │ └── top.v │ ├── min_ddr │ │ └── arty │ │ │ ├── scripts │ │ │ └── min_arty.py │ │ │ ├── src.vivado │ │ │ ├── Makefile │ │ │ ├── top.tcl │ │ │ └── top.xdc │ │ │ ├── src.yosys │ │ │ ├── Makefile │ │ │ ├── mem.init │ │ │ ├── mem_1.init │ │ │ ├── missing_bit_report.py │ │ │ ├── synth.ys │ │ │ ├── top.tcl │ │ │ └── top.xdc │ │ │ └── verilog │ │ │ ├── VexRiscv_Lite.v │ │ │ ├── mem.init │ │ │ ├── mem_1.init │ │ │ └── top.v │ ├── nexys_video_sata │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── README.md │ │ ├── requirements.txt │ │ ├── retarget.v │ │ └── tcl │ │ │ ├── par.tcl │ │ │ └── syn.tcl │ ├── src.vivado │ │ ├── Makefile │ │ ├── VexRiscv_Linux.v │ │ ├── mem.init │ │ ├── mem_1.init │ │ ├── top.tcl │ │ ├── top.v │ │ └── top.xdc │ ├── src.yosys │ │ ├── Makefile │ │ ├── VexRiscv_Linux.v │ │ ├── mem.init │ │ ├── mem_1.init │ │ ├── missing_bit_report.py │ │ ├── synth.ys │ │ ├── top.tcl │ │ ├── top.v │ │ └── top.xdc │ └── uart_ddr │ │ └── arty │ │ ├── README.md │ │ ├── generated │ │ ├── mem.init │ │ ├── mem_1.init │ │ ├── top.v │ │ └── top.xdc │ │ ├── scripts │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── arty.py │ │ ├── csr.csv │ │ ├── sdram_init.py │ │ └── test_sdram.py │ │ ├── src.vivado │ │ ├── Makefile │ │ └── top.tcl │ │ └── src.yosys │ │ ├── Makefile │ │ ├── mem.init │ │ ├── mem_1.init │ │ ├── synth.ys │ │ └── top.tcl ├── litex_litedram │ ├── README.md │ ├── src.vivado │ │ ├── ExtractFrames.py │ │ ├── Makefile │ │ ├── top.tcl │ │ ├── top.xdc │ │ └── verilog │ │ │ ├── VexRiscv.v │ │ │ ├── mem.init │ │ │ ├── mem_1.init │ │ │ └── top.v │ └── src.yosys │ │ ├── ExtractFrames.py │ │ ├── Makefile │ │ ├── mem.init │ │ ├── mem_1.init │ │ ├── synth.ys │ │ ├── top.tcl │ │ ├── top.xdc │ │ └── verilog │ │ ├── VexRiscv.v │ │ └── top.v ├── lvb_long_mux │ ├── .gitignore │ ├── README │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── nodes_wires_list │ ├── .gitignore │ ├── README │ ├── runme.tcl │ └── top.v ├── oserdes │ ├── Makefile │ ├── README.md │ ├── basys3.xdc │ ├── basys3_oserdes_rates.v │ ├── sim │ │ ├── run_vivado.sh │ │ ├── sim.tcl │ │ └── tb_oserdes_test.v │ ├── src │ │ ├── comparator.v │ │ ├── lfsr.v │ │ └── oserdes_test.v │ └── tcl │ │ ├── par.tcl │ │ └── syn.tcl ├── partial_reconfig_flow │ ├── Makefile │ ├── README.md │ ├── defines.v │ ├── harness.v │ ├── harness_implement.tcl │ ├── harness_synthesize.tcl │ ├── inv.v │ ├── non_inv.v │ ├── roi_implement.tcl │ ├── roi_synthesize.tcl │ └── write_bitstream.tcl ├── picorv32-v │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── picorv32.v │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── picorv32-y │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── picorv32.v │ ├── run_yosys.ys │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── pip-switchboxes │ ├── .gitignore │ ├── README │ ├── pips.tcl │ ├── routes.tcl │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── plle2_adv │ ├── Makefile │ ├── README.md │ ├── basys3.xdc │ ├── basys3_plle2_adv.v │ ├── src │ │ └── plle2_test.v │ └── tcl │ │ ├── par.tcl │ │ └── syn.tcl ├── roi_harness │ ├── .gitignore │ ├── Makefile │ ├── README.md │ ├── arty-common.sh │ ├── arty-pmod.sh │ ├── arty-swbut.sh │ ├── arty-uart.sh │ ├── basys3-common.sh │ ├── basys3-swbut.sh │ ├── create_design_json.py │ ├── demo_sw_led.py │ ├── demo_sw_led_fasm.py │ ├── fasm2bit.sh │ ├── roi_base.v │ ├── roi_base_div2.v │ ├── roi_demoscene.v │ ├── roi_inv.v │ ├── runme.sh │ ├── runme.tcl │ ├── test_demo_sw_led.py │ ├── top.v │ ├── zybo-common.sh │ └── zybo-swbut.sh ├── srl │ ├── Makefile │ ├── README.md │ ├── par.tcl │ ├── srl32_init.v │ ├── srl32_x1.v │ ├── srl32_x1_and_lut6_x3.v │ ├── srl32_x2.v │ ├── srl32_x2_and_lut6_x2.v │ ├── srl32_x2_chain.v │ ├── srl32_x3.v │ ├── srl32_x3_and_lut6_x1.v │ ├── srl32_x3_chain.v │ ├── srl32_x4.v │ ├── srl32_x4_chain.v │ └── syn.tcl ├── tiles_wires_pips │ ├── .gitignore │ ├── runme.sh │ ├── runme.tcl │ └── top.v ├── timing │ ├── Makefile │ ├── README.md │ ├── basys3_demo.v │ ├── picorv32.v │ ├── picosoc_noflash.v │ ├── progmem.v │ ├── runme.tcl │ ├── simpleuart.v │ ├── top_aff.v │ ├── top_bff.v │ ├── top_cff.v │ ├── top_counter.v │ ├── top_dff.v │ ├── top_dff2.v │ ├── top_dff_inter.v │ └── top_dff_slicem.v ├── util │ ├── common.mk │ ├── runme.sh │ └── runme.tcl └── z7_blinky_emio │ ├── README.md │ ├── pl │ ├── Makefile │ ├── syn+par.tcl │ ├── top.v │ └── zybo.xdc │ └── ps │ ├── Makefile │ ├── blink.ld │ ├── blink.s │ └── blink.tcl ├── prjxray ├── __init__.py ├── bitfilter.py ├── bitsmaker.py ├── bitstream.py ├── connections.py ├── db.py ├── fasm_assembler.py ├── fasm_disassembler.py ├── grid.py ├── grid_types.py ├── lib.py ├── lms_solver.py ├── lut_maker.py ├── math_models.py ├── node_lookup.py ├── node_model.py ├── overlay.py ├── roi.py ├── segmaker.py ├── segment_map.py ├── site_type.py ├── state_gen.py ├── tile.py ├── tile_segbits.py ├── tile_segbits_alias.py ├── timing.py ├── util.py ├── verilog.py └── xjson.py ├── requirements.txt ├── settings ├── artix7.sh ├── artix7 │ └── devices.yaml ├── artix7_200t.sh ├── artix7_50t.sh ├── kintex7.sh ├── kintex7 │ └── devices.yaml ├── kintex7_160t.sh ├── spartan7.sh ├── spartan7 │ └── devices.yaml ├── zynq7.sh ├── zynq7 │ └── devices.yaml └── zynq7010.sh ├── setup.py ├── tests └── test_util.py ├── third_party └── reformat.tcl ├── tools ├── .gitignore ├── CMakeLists.txt ├── bitread.cc ├── bits2rbt │ ├── CMakeLists.txt │ ├── bits2rbt.cc │ ├── configuration_packets.cc │ ├── configuration_packets.h │ ├── crc.h │ ├── ecc.cc │ ├── ecc.h │ ├── header.cc │ └── header.h ├── bittool.cc ├── frame_address_decoder.cc ├── gen_part_base_yaml.cc ├── segmatch.cc ├── xc7frames2bit.cc └── xc7patch.cc ├── utils ├── .gitignore ├── __init__.py ├── addrwidth.py ├── bit2fasm.py ├── blockwidth.py ├── checkdb.py ├── clean_json5.py ├── cleandb.py ├── cmp.py ├── create_environment.py ├── create_timing_worksheet_db.py ├── dbfixup.py ├── diff_db_bits.py ├── diff_db_json.py ├── environment.python.sh ├── environment.sh ├── fasm2frames.py ├── fasm2pips.py ├── fasm_pprint.py ├── find_missing_segbits.py ├── genheader.sh ├── group.py ├── groupmask.py ├── info_md.py ├── make_ports.py ├── makesdf.py ├── maskmerge.sh ├── maskview.py ├── mergedb.py ├── mergedb.sh ├── openocd │ ├── board-digilent-basys3.cfg │ └── board-digilent-pynqz1.cfg ├── parsedb.py ├── quick_test.py ├── roi_all.py ├── sdfmerge.py ├── segprint.py ├── segview.py ├── simpleroute.py ├── sort_db.py ├── sp6_bitstream_analyzer.py ├── tcl-reformat.sh ├── test_data │ ├── db │ │ ├── mapping │ │ │ ├── devices.yaml │ │ │ ├── parts.yaml │ │ │ └── resources.yaml │ │ ├── segbits_clblm_l.db │ │ ├── segbits_hclk_ioi3.db │ │ ├── segbits_hclk_l.db │ │ ├── segbits_int_l.db │ │ ├── segbits_liob33.db │ │ ├── segbits_riob33.db │ │ ├── tile_type_CLBLM_L.json │ │ ├── tile_type_HCLK_IOI3.json │ │ ├── tile_type_HCLK_L.json │ │ ├── tile_type_INT_L.json │ │ ├── tile_type_LIOB33.json │ │ ├── tile_type_LIOB33_SING.json │ │ ├── tile_type_RIOB33.json │ │ ├── tile_type_RIOB33_SING.json │ │ ├── xc7a200t │ │ │ └── tilegrid.json │ │ └── xc7a200tffg1156-1 │ │ │ ├── package_pins.csv │ │ │ └── part.json │ ├── ff_int.fasm │ ├── ff_int │ │ ├── .gitignore │ │ ├── design.bits │ │ └── top.v │ ├── ff_int_0s.fasm │ ├── ff_int_op1.fasm │ ├── iob │ │ ├── liob_stepdown.bits │ │ ├── liob_stepdown.fasm │ │ ├── riob_stepdown.bits │ │ └── riob_stepdown.fasm │ ├── lut.fasm │ ├── lut_int.fasm │ └── lut_int │ │ ├── .gitignore │ │ ├── design.bits │ │ └── top.v ├── test_fasm2frames.py ├── tileconnloops.py ├── tileconnwire.py ├── tilegrid_report.py ├── top_generate.mk ├── top_generate.sh ├── update_parts.py ├── update_parts.tcl ├── update_resources.py ├── update_resources.tcl ├── utils.tcl ├── verify_tile_connections.py ├── vivado.sh ├── vtemplate ├── write_timing_info.tcl ├── xjson.py └── xyaml.py └── vagrant ├── README.md ├── Vagrantfile └── profile.d └── vivado.sh /.clang-format: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.clang-format -------------------------------------------------------------------------------- /.gcloudignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.gcloudignore -------------------------------------------------------------------------------- /.gitattributes: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.gitattributes -------------------------------------------------------------------------------- /.github/autolabeler.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/autolabeler.yml -------------------------------------------------------------------------------- /.github/ctest2junit.xsl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/ctest2junit.xsl -------------------------------------------------------------------------------- /.github/dependabot.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/dependabot.yml -------------------------------------------------------------------------------- /.github/scripts/check_license.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/scripts/check_license.sh -------------------------------------------------------------------------------- /.github/scripts/db.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/scripts/db.sh -------------------------------------------------------------------------------- /.github/scripts/xilinx.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/scripts/xilinx.sh -------------------------------------------------------------------------------- /.github/workflows/Automerge.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/workflows/Automerge.yml -------------------------------------------------------------------------------- /.github/workflows/Pipeline.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.github/workflows/Pipeline.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.gitmodules -------------------------------------------------------------------------------- /.readthedocs.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.readthedocs.yml -------------------------------------------------------------------------------- /.style.yapf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/.style.yapf -------------------------------------------------------------------------------- /AUTHORS: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/AUTHORS -------------------------------------------------------------------------------- /CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/CMakeLists.txt -------------------------------------------------------------------------------- /CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/LICENSE -------------------------------------------------------------------------------- /Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/Makefile -------------------------------------------------------------------------------- /Makefile.tools_tests: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/Makefile.tools_tests -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/README.md -------------------------------------------------------------------------------- /UPDATING-THE-DOCS.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/UPDATING-THE-DOCS.md -------------------------------------------------------------------------------- /database/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/database/Makefile -------------------------------------------------------------------------------- /database/artix7/settings.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/database/artix7/settings.sh -------------------------------------------------------------------------------- /database/kintex7/settings.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/database/kintex7/settings.sh -------------------------------------------------------------------------------- /database/zynq7/settings.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/database/zynq7/settings.sh -------------------------------------------------------------------------------- /docs/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/.gitignore -------------------------------------------------------------------------------- /docs/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/Makefile -------------------------------------------------------------------------------- /docs/_static/favicon.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/_static/favicon.svg -------------------------------------------------------------------------------- /docs/_static/logo.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/_static/logo.svg -------------------------------------------------------------------------------- /docs/architecture/code_of_conduct.md: -------------------------------------------------------------------------------- 1 | ../../CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /docs/architecture/configuration.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/architecture/configuration.rst -------------------------------------------------------------------------------- /docs/architecture/copying.md: -------------------------------------------------------------------------------- 1 | ../../COPYING -------------------------------------------------------------------------------- /docs/architecture/glossary.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/architecture/glossary.rst -------------------------------------------------------------------------------- /docs/architecture/interconnect.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/architecture/interconnect.rst -------------------------------------------------------------------------------- /docs/architecture/overview.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/architecture/overview.rst -------------------------------------------------------------------------------- /docs/architecture/reference.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/architecture/reference.rst -------------------------------------------------------------------------------- /docs/architecture/updating_the_docs.md: -------------------------------------------------------------------------------- 1 | ../../UPDATING-THE-DOCS.md -------------------------------------------------------------------------------- /docs/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/conf.py -------------------------------------------------------------------------------- /docs/db_dev_process/contributing.md: -------------------------------------------------------------------------------- 1 | ../../CONTRIBUTING.md -------------------------------------------------------------------------------- /docs/db_dev_process/fuzzers/index: -------------------------------------------------------------------------------- 1 | ../../../fuzzers/ -------------------------------------------------------------------------------- /docs/db_dev_process/fuzzers/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/db_dev_process/fuzzers/index.rst -------------------------------------------------------------------------------- /docs/db_dev_process/minitests/index: -------------------------------------------------------------------------------- 1 | ../../../minitests/ -------------------------------------------------------------------------------- /docs/db_dev_process/new_fuzzer.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/db_dev_process/new_fuzzer.rst -------------------------------------------------------------------------------- /docs/db_dev_process/newpart.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/db_dev_process/newpart.rst -------------------------------------------------------------------------------- /docs/db_dev_process/parts.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/db_dev_process/parts.rst -------------------------------------------------------------------------------- /docs/db_dev_process/readme.md: -------------------------------------------------------------------------------- 1 | ../../README.md -------------------------------------------------------------------------------- /docs/dev_database/common/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/common/index.rst -------------------------------------------------------------------------------- /docs/dev_database/common/mask.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/common/mask.rst -------------------------------------------------------------------------------- /docs/dev_database/common/ppips.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/common/ppips.rst -------------------------------------------------------------------------------- /docs/dev_database/common/segbits.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/common/segbits.rst -------------------------------------------------------------------------------- /docs/dev_database/description.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/description.rst -------------------------------------------------------------------------------- /docs/dev_database/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/dev_database/index.rst -------------------------------------------------------------------------------- /docs/developer-certificate-of-origin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/developer-certificate-of-origin -------------------------------------------------------------------------------- /docs/getting.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/getting.rst -------------------------------------------------------------------------------- /docs/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/index.rst -------------------------------------------------------------------------------- /docs/introduction.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/introduction.rst -------------------------------------------------------------------------------- /docs/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/docs/requirements.txt -------------------------------------------------------------------------------- /download-latest-db.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/download-latest-db.sh -------------------------------------------------------------------------------- /experiments/clbpips/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/.gitignore -------------------------------------------------------------------------------- /experiments/clbpips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/Makefile -------------------------------------------------------------------------------- /experiments/clbpips/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/README -------------------------------------------------------------------------------- /experiments/clbpips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/generate.py -------------------------------------------------------------------------------- /experiments/clbpips/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/generate.sh -------------------------------------------------------------------------------- /experiments/clbpips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/generate.tcl -------------------------------------------------------------------------------- /experiments/clbpips/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/clbpips/top.v -------------------------------------------------------------------------------- /experiments/example/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/.gitignore -------------------------------------------------------------------------------- /experiments/example/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/Makefile -------------------------------------------------------------------------------- /experiments/example/design.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/design.v -------------------------------------------------------------------------------- /experiments/example/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/generate.sh -------------------------------------------------------------------------------- /experiments/example/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/picorv32.v -------------------------------------------------------------------------------- /experiments/example/segdata.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/segdata.py -------------------------------------------------------------------------------- /experiments/example/utilities.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/example/utilities.tcl -------------------------------------------------------------------------------- /experiments/gndvcc/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/.gitignore -------------------------------------------------------------------------------- /experiments/gndvcc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/Makefile -------------------------------------------------------------------------------- /experiments/gndvcc/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/generate.py -------------------------------------------------------------------------------- /experiments/gndvcc/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/generate.sh -------------------------------------------------------------------------------- /experiments/gndvcc/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/generate.tcl -------------------------------------------------------------------------------- /experiments/gndvcc/maketodo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/maketodo.py -------------------------------------------------------------------------------- /experiments/gndvcc/piplist.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/piplist.tcl -------------------------------------------------------------------------------- /experiments/gndvcc/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/gndvcc/top.v -------------------------------------------------------------------------------- /experiments/pipsroute/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/.gitignore -------------------------------------------------------------------------------- /experiments/pipsroute/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/Makefile -------------------------------------------------------------------------------- /experiments/pipsroute/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/generate.py -------------------------------------------------------------------------------- /experiments/pipsroute/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/generate.sh -------------------------------------------------------------------------------- /experiments/pipsroute/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/generate.tcl -------------------------------------------------------------------------------- /experiments/pipsroute/maketodo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/maketodo.py -------------------------------------------------------------------------------- /experiments/pipsroute/piplist.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/piplist.tcl -------------------------------------------------------------------------------- /experiments/pipsroute/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/experiments/pipsroute/top.v -------------------------------------------------------------------------------- /fuzzers/.gitignore: -------------------------------------------------------------------------------- 1 | build 2 | run.ok 3 | -------------------------------------------------------------------------------- /fuzzers/000-init-db/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/000-init-db/Makefile -------------------------------------------------------------------------------- /fuzzers/001-part-yaml/.gitignore: -------------------------------------------------------------------------------- 1 | /build 2 | /run.ok 3 | -------------------------------------------------------------------------------- /fuzzers/001-part-yaml/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/001-part-yaml/Makefile -------------------------------------------------------------------------------- /fuzzers/001-part-yaml/add_iobanks.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/001-part-yaml/add_iobanks.py -------------------------------------------------------------------------------- /fuzzers/001-part-yaml/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/001-part-yaml/generate.tcl -------------------------------------------------------------------------------- /fuzzers/001-part-yaml/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/001-part-yaml/top.v -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/README.md -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/add_tdb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/add_tdb.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/bram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/bram/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/bram/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/bram/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/bram_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/bram_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/cfg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/cfg/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/cfg/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/cfg/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/cfg/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/cfg/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/cfg_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/cfg_int/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/cfg_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/cfg_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clb/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clb/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clb/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clb/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clb/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clb/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clb_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clb_int/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clb_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clb_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clk_bufg/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clk_bufg/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/clk_hrow/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/clk_hrow/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/dsp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/dsp/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/dsp/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/dsp/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/dsp/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/dsp/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/dsp_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/dsp_int/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/dsp_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/dsp_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/fifo_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/fifo_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/generate.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/generate.sh -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/generate_full.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/generate_full.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/hclk_cmt/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/hclk_cmt/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/hclk_ioi/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/hclk_ioi/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob18/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob18/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob18/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob18/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob18_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob18_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob_int/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/iob_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/iob_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ioi/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ioi/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ioi/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ioi/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ioi/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ioi/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ioi18/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ioi18/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ioi18/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ioi18/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/mmcm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/mmcm/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/mmcm/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/mmcm/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/monitor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/monitor/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/monitor/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/monitor/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/pcie/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/pcie/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/pcie/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/pcie/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/pll/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/pll/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/pll/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/pll/generate.tcl -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/pll/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/pll/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ps7_int/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ps7_int/Makefile -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/ps7_int/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/ps7_int/top.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/top.v -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/util.py -------------------------------------------------------------------------------- /fuzzers/005-tilegrid/util.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/005-tilegrid/util.tcl -------------------------------------------------------------------------------- /fuzzers/007-timing/.gitignore: -------------------------------------------------------------------------------- 1 | *.json 2 | sdfs 3 | -------------------------------------------------------------------------------- /fuzzers/007-timing/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/Makefile -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/.gitignore: -------------------------------------------------------------------------------- 1 | build 2 | debug*.json 3 | -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/Makefile -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/README.md -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/runme.sh -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/runme.tcl -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/tim2json.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/tim2json.py -------------------------------------------------------------------------------- /fuzzers/007-timing/bel/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/bel/top.v -------------------------------------------------------------------------------- /fuzzers/007-timing/routing-bels/.gitignore: -------------------------------------------------------------------------------- 1 | *json 2 | -------------------------------------------------------------------------------- /fuzzers/007-timing/routing-bels/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/007-timing/routing-bels/top.v -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/Makefile -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/README.md -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/generate.py -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/generate.sh -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/generate.tcl -------------------------------------------------------------------------------- /fuzzers/010-clb-lutinit/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/010-clb-lutinit/top.v -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/Makefile -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/README.md -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/bits.dbf -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/generate.py -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/generate.sh -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/generate.tcl -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/prims.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/prims.py -------------------------------------------------------------------------------- /fuzzers/011-clb-ffconfig/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/011-clb-ffconfig/top.py -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/Makefile -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/README.md -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/generate.py -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/generate.sh -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/generate.tcl -------------------------------------------------------------------------------- /fuzzers/012-clb-n5ffmux/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/012-clb-n5ffmux/top.py -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/Makefile -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/README.md -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/generate.py -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/generate.sh -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/generate.tcl -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/minitest/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/minitest/top.v -------------------------------------------------------------------------------- /fuzzers/013-clb-ncy0/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/013-clb-ncy0/top.py -------------------------------------------------------------------------------- /fuzzers/014-clb-ffsrcemux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/014-clb-ffsrcemux/Makefile -------------------------------------------------------------------------------- /fuzzers/014-clb-ffsrcemux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/014-clb-ffsrcemux/README.md -------------------------------------------------------------------------------- /fuzzers/014-clb-ffsrcemux/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/014-clb-ffsrcemux/generate.py -------------------------------------------------------------------------------- /fuzzers/014-clb-ffsrcemux/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/014-clb-ffsrcemux/generate.sh -------------------------------------------------------------------------------- /fuzzers/014-clb-ffsrcemux/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/014-clb-ffsrcemux/top.py -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/Makefile -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/README.md -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/bits.dbf -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/generate.py -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/generate.sh -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/generate.tcl -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/minitest/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/minitest/top.v -------------------------------------------------------------------------------- /fuzzers/015-clb-nffmux/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/015-clb-nffmux/top.py -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/Makefile -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/README.md -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/bits.dbf -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/generate.py -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/generate.sh -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/generate.tcl -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/minitest/README.md: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/016-clb-noutmux/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/016-clb-noutmux/top.py -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/Makefile -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/README.md -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/bits.dbf -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/generate.py -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/generate.sh -------------------------------------------------------------------------------- /fuzzers/017-clb-precyinit/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/017-clb-precyinit/top.py -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/Makefile -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/README.md -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/generate.py -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/generate.sh -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/generate.tcl -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/minitest/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/minitest/Makefile -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/minitest/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/minitest/top.v -------------------------------------------------------------------------------- /fuzzers/018-clb-ram/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/018-clb-ram/top.py -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/Makefile -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/README.md -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/bits.dbf -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/generate.py -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/generate.sh -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/generate.tcl -------------------------------------------------------------------------------- /fuzzers/019-clb-ndi1mux/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/019-clb-ndi1mux/top.py -------------------------------------------------------------------------------- /fuzzers/025-bram-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/Makefile -------------------------------------------------------------------------------- /fuzzers/025-bram-config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/README.md -------------------------------------------------------------------------------- /fuzzers/025-bram-config/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/bits.dbf -------------------------------------------------------------------------------- /fuzzers/025-bram-config/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/generate.py -------------------------------------------------------------------------------- /fuzzers/025-bram-config/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/generate.tcl -------------------------------------------------------------------------------- /fuzzers/025-bram-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/025-bram-config/top.py -------------------------------------------------------------------------------- /fuzzers/026-bram-data/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/Makefile -------------------------------------------------------------------------------- /fuzzers/026-bram-data/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/README.md -------------------------------------------------------------------------------- /fuzzers/026-bram-data/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/generate.py -------------------------------------------------------------------------------- /fuzzers/026-bram-data/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/generate.sh -------------------------------------------------------------------------------- /fuzzers/026-bram-data/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/generate.tcl -------------------------------------------------------------------------------- /fuzzers/026-bram-data/minitest/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/minitest/top.v -------------------------------------------------------------------------------- /fuzzers/026-bram-data/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/026-bram-data/top.py -------------------------------------------------------------------------------- /fuzzers/027-bram36-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/027-bram36-config/Makefile -------------------------------------------------------------------------------- /fuzzers/027-bram36-config/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/027-bram36-config/README.md -------------------------------------------------------------------------------- /fuzzers/027-bram36-config/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/027-bram36-config/bits.dbf -------------------------------------------------------------------------------- /fuzzers/027-bram36-config/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/027-bram36-config/generate.py -------------------------------------------------------------------------------- /fuzzers/027-bram36-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/027-bram36-config/top.py -------------------------------------------------------------------------------- /fuzzers/028-fifo-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/028-fifo-config/Makefile -------------------------------------------------------------------------------- /fuzzers/028-fifo-config/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/028-fifo-config/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/028-fifo-config/generate.py -------------------------------------------------------------------------------- /fuzzers/028-fifo-config/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/028-fifo-config/generate.tcl -------------------------------------------------------------------------------- /fuzzers/028-fifo-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/028-fifo-config/top.py -------------------------------------------------------------------------------- /fuzzers/029-bram-fifo-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/029-bram-fifo-config/Makefile -------------------------------------------------------------------------------- /fuzzers/029-bram-fifo-config/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/029-bram-fifo-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/029-bram-fifo-config/top.py -------------------------------------------------------------------------------- /fuzzers/030-iob/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/Makefile -------------------------------------------------------------------------------- /fuzzers/030-iob/README.md: -------------------------------------------------------------------------------- 1 | # IOB Fuzzer 2 | 3 | -------------------------------------------------------------------------------- /fuzzers/030-iob/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/030-iob/check_results.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/check_results.py -------------------------------------------------------------------------------- /fuzzers/030-iob/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/generate.py -------------------------------------------------------------------------------- /fuzzers/030-iob/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/generate.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/hclk_bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/DRIVE.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/DRIVE.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/Makefile -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/PULLTYPE.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/PULLTYPE.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/README.md -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/SLEW.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/SLEW.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/compare.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/compare.py -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/diff.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/diff.mk -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/diff_tcl.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/diff_tcl.mk -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/generate.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/params.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/params.csv -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/runme.sh -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/runme.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/runme_tcl.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/runme_tcl.sh -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/sweep.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/sweep.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/tcl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/tcl.v -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/template.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/template.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/top.py -------------------------------------------------------------------------------- /fuzzers/030-iob/minitest/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/minitest/top.v -------------------------------------------------------------------------------- /fuzzers/030-iob/process_rdb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/process_rdb.py -------------------------------------------------------------------------------- /fuzzers/030-iob/tag_groups.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/tag_groups.txt -------------------------------------------------------------------------------- /fuzzers/030-iob/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/top.py -------------------------------------------------------------------------------- /fuzzers/030-iob/write_io_banks.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob/write_io_banks.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob18/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/Makefile -------------------------------------------------------------------------------- /fuzzers/030-iob18/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/README.md -------------------------------------------------------------------------------- /fuzzers/030-iob18/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/030-iob18/check_results.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/check_results.py -------------------------------------------------------------------------------- /fuzzers/030-iob18/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/generate.py -------------------------------------------------------------------------------- /fuzzers/030-iob18/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/generate.tcl -------------------------------------------------------------------------------- /fuzzers/030-iob18/hclk_bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/030-iob18/iostandards.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/iostandards.py -------------------------------------------------------------------------------- /fuzzers/030-iob18/process_rdb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/process_rdb.py -------------------------------------------------------------------------------- /fuzzers/030-iob18/tag_groups.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/tag_groups.txt -------------------------------------------------------------------------------- /fuzzers/030-iob18/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/top.py -------------------------------------------------------------------------------- /fuzzers/030-iob18/write_io_banks.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/030-iob18/write_io_banks.tcl -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/Makefile -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/README.md -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/generate.py -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/generate.sh -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/generate.tcl -------------------------------------------------------------------------------- /fuzzers/031-cmt-mmcm/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/031-cmt-mmcm/top.py -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/Makefile -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/README.md -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/generate.py -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/generate.sh -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/generate.tcl -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/top.py -------------------------------------------------------------------------------- /fuzzers/032-cmt-pll/write_pll_reg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/032-cmt-pll/write_pll_reg.py -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/Makefile -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/README.md -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/generate.py -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/generate.sh -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/generate.tcl -------------------------------------------------------------------------------- /fuzzers/033-mon-xadc/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/033-mon-xadc/top.py -------------------------------------------------------------------------------- /fuzzers/034-cmt-pll-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034-cmt-pll-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/034-cmt-pll-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034-cmt-pll-pips/README.md -------------------------------------------------------------------------------- /fuzzers/034-cmt-pll-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034-cmt-pll-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/034-cmt-pll-pips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034-cmt-pll-pips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/034-cmt-pll-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034-cmt-pll-pips/top.py -------------------------------------------------------------------------------- /fuzzers/034b-cmt-mmcm-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034b-cmt-mmcm-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/034b-cmt-mmcm-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034b-cmt-mmcm-pips/README.md -------------------------------------------------------------------------------- /fuzzers/034b-cmt-mmcm-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/034b-cmt-mmcm-pips/top.py -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035-iob-ilogic/Makefile -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035-iob-ilogic/generate.py -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035-iob-ilogic/generate.tcl -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/tag_groups.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035-iob-ilogic/tag_groups.txt -------------------------------------------------------------------------------- /fuzzers/035-iob-ilogic/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035-iob-ilogic/top.py -------------------------------------------------------------------------------- /fuzzers/035a-iob-idelay/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob-idelay/Makefile -------------------------------------------------------------------------------- /fuzzers/035a-iob-idelay/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob-idelay/bits.dbf -------------------------------------------------------------------------------- /fuzzers/035a-iob-idelay/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob-idelay/generate.py -------------------------------------------------------------------------------- /fuzzers/035a-iob-idelay/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob-idelay/generate.tcl -------------------------------------------------------------------------------- /fuzzers/035a-iob-idelay/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob-idelay/top.py -------------------------------------------------------------------------------- /fuzzers/035a-iob18-idelay/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-idelay/Makefile -------------------------------------------------------------------------------- /fuzzers/035a-iob18-idelay/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-idelay/bits.dbf -------------------------------------------------------------------------------- /fuzzers/035a-iob18-idelay/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-idelay/generate.py -------------------------------------------------------------------------------- /fuzzers/035a-iob18-idelay/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-idelay/top.py -------------------------------------------------------------------------------- /fuzzers/035a-iob18-odelay/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-odelay/Makefile -------------------------------------------------------------------------------- /fuzzers/035a-iob18-odelay/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/035a-iob18-odelay/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-odelay/generate.py -------------------------------------------------------------------------------- /fuzzers/035a-iob18-odelay/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035a-iob18-odelay/top.py -------------------------------------------------------------------------------- /fuzzers/035b-iob-iserdes/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035b-iob-iserdes/Makefile -------------------------------------------------------------------------------- /fuzzers/035b-iob-iserdes/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/035b-iob-iserdes/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035b-iob-iserdes/generate.py -------------------------------------------------------------------------------- /fuzzers/035b-iob-iserdes/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035b-iob-iserdes/generate.tcl -------------------------------------------------------------------------------- /fuzzers/035b-iob-iserdes/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/035b-iob-iserdes/top.py -------------------------------------------------------------------------------- /fuzzers/036-iob-ologic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob-ologic/Makefile -------------------------------------------------------------------------------- /fuzzers/036-iob-ologic/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob-ologic/bits.dbf -------------------------------------------------------------------------------- /fuzzers/036-iob-ologic/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob-ologic/generate.py -------------------------------------------------------------------------------- /fuzzers/036-iob-ologic/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob-ologic/generate.tcl -------------------------------------------------------------------------------- /fuzzers/036-iob-ologic/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob-ologic/top.py -------------------------------------------------------------------------------- /fuzzers/036-iob18-ologic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob18-ologic/Makefile -------------------------------------------------------------------------------- /fuzzers/036-iob18-ologic/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob18-ologic/bits.dbf -------------------------------------------------------------------------------- /fuzzers/036-iob18-ologic/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob18-ologic/generate.py -------------------------------------------------------------------------------- /fuzzers/036-iob18-ologic/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob18-ologic/generate.tcl -------------------------------------------------------------------------------- /fuzzers/036-iob18-ologic/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/036-iob18-ologic/top.py -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob-pips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/output_cmt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob-pips/output_cmt.tcl -------------------------------------------------------------------------------- /fuzzers/037-iob-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob-pips/top.py -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob18-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob18-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob18-pips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/output_cmt.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob18-pips/output_cmt.tcl -------------------------------------------------------------------------------- /fuzzers/037-iob18-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/037-iob18-pips/top.py -------------------------------------------------------------------------------- /fuzzers/038-cfg-startup/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg-startup/Makefile -------------------------------------------------------------------------------- /fuzzers/038-cfg-startup/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg-startup/generate.py -------------------------------------------------------------------------------- /fuzzers/038-cfg-startup/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg-startup/generate.tcl -------------------------------------------------------------------------------- /fuzzers/038-cfg-startup/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg-startup/top.py -------------------------------------------------------------------------------- /fuzzers/038-cfg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/Makefile -------------------------------------------------------------------------------- /fuzzers/038-cfg/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/README.md -------------------------------------------------------------------------------- /fuzzers/038-cfg/add_constant_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/add_constant_bits.py -------------------------------------------------------------------------------- /fuzzers/038-cfg/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/038-cfg/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/generate.py -------------------------------------------------------------------------------- /fuzzers/038-cfg/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/generate.sh -------------------------------------------------------------------------------- /fuzzers/038-cfg/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/generate.tcl -------------------------------------------------------------------------------- /fuzzers/038-cfg/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/038-cfg/top.py -------------------------------------------------------------------------------- /fuzzers/039-hclk-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/039-hclk-config/Makefile -------------------------------------------------------------------------------- /fuzzers/039-hclk-config/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/039-hclk-config/bits.dbf -------------------------------------------------------------------------------- /fuzzers/039-hclk-config/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/039-hclk-config/generate.py -------------------------------------------------------------------------------- /fuzzers/039-hclk-config/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/039-hclk-config/generate.tcl -------------------------------------------------------------------------------- /fuzzers/039-hclk-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/039-hclk-config/top.py -------------------------------------------------------------------------------- /fuzzers/040-clk-hrow-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/040-clk-hrow-config/Makefile -------------------------------------------------------------------------------- /fuzzers/040-clk-hrow-config/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/040-clk-hrow-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/040-clk-hrow-config/top.py -------------------------------------------------------------------------------- /fuzzers/041-clk-hrow-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/041-clk-hrow-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/041-clk-hrow-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/041-clk-hrow-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/041-clk-hrow-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/041-clk-hrow-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/041-clk-hrow-pips/top.py -------------------------------------------------------------------------------- /fuzzers/042-clk-bufg-config/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/042-clk-bufg-config/Makefile -------------------------------------------------------------------------------- /fuzzers/042-clk-bufg-config/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/042-clk-bufg-config/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/042-clk-bufg-config/top.py -------------------------------------------------------------------------------- /fuzzers/043-clk-rebuf-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/043-clk-rebuf-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/043-clk-rebuf-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/043-clk-rebuf-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/043-clk-rebuf-pips/top.py -------------------------------------------------------------------------------- /fuzzers/044-clk-bufg-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/044-clk-bufg-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/044-clk-bufg-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/044-clk-bufg-pips/README.md -------------------------------------------------------------------------------- /fuzzers/044-clk-bufg-pips/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/044-clk-bufg-pips/bits.dbf -------------------------------------------------------------------------------- /fuzzers/044-clk-bufg-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/044-clk-bufg-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/044-clk-bufg-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/044-clk-bufg-pips/top.py -------------------------------------------------------------------------------- /fuzzers/045-hclk-cmt-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/045-hclk-cmt-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/045-hclk-cmt-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/045-hclk-cmt-pips/README.md -------------------------------------------------------------------------------- /fuzzers/045-hclk-cmt-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/045-hclk-cmt-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/045-hclk-cmt-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/045-hclk-cmt-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/045-hclk-cmt-pips/top.py -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi-pips/README.md -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi-pips/top.py -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi18-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi18-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi18-pips/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi18-pips/README.md -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi18-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/047-hclk-ioi18-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/047-hclk-ioi18-pips/top.py -------------------------------------------------------------------------------- /fuzzers/047a-hclk-idelayctrl-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/048-int-piplist/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/048-int-piplist/Makefile -------------------------------------------------------------------------------- /fuzzers/049-int-imux-gfan/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/049-int-imux-gfan/Makefile -------------------------------------------------------------------------------- /fuzzers/049-int-imux-gfan/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/049-int-imux-gfan/generate.py -------------------------------------------------------------------------------- /fuzzers/049-int-imux-gfan/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/049-int-imux-gfan/top.py -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/Makefile -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/README.md -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/generate.py -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/generate.sh -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/generate.tcl -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/picorv32.v -------------------------------------------------------------------------------- /fuzzers/050-pip-seed/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/050-pip-seed/top.v -------------------------------------------------------------------------------- /fuzzers/052-pip-clkin/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/052-pip-clkin/Makefile -------------------------------------------------------------------------------- /fuzzers/052-pip-clkin/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/052-pip-clkin/README.md -------------------------------------------------------------------------------- /fuzzers/052-pip-clkin/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/052-pip-clkin/generate.py -------------------------------------------------------------------------------- /fuzzers/052-pip-clkin/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/052-pip-clkin/generate.tcl -------------------------------------------------------------------------------- /fuzzers/052-pip-clkin/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/052-pip-clkin/top.v -------------------------------------------------------------------------------- /fuzzers/053-pip-ctrlin/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/053-pip-ctrlin/Makefile -------------------------------------------------------------------------------- /fuzzers/053-pip-ctrlin/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/053-pip-ctrlin/README.md -------------------------------------------------------------------------------- /fuzzers/053-pip-ctrlin/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/053-pip-ctrlin/generate.py -------------------------------------------------------------------------------- /fuzzers/053-pip-ctrlin/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/053-pip-ctrlin/generate.tcl -------------------------------------------------------------------------------- /fuzzers/053-pip-ctrlin/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/053-pip-ctrlin/top.v -------------------------------------------------------------------------------- /fuzzers/054-pip-fan-alt/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/054-pip-fan-alt/Makefile -------------------------------------------------------------------------------- /fuzzers/054-pip-fan-alt/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/054-pip-fan-alt/README.md -------------------------------------------------------------------------------- /fuzzers/054-pip-fan-alt/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/054-pip-fan-alt/generate.tcl -------------------------------------------------------------------------------- /fuzzers/054-pip-fan-alt/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/054-pip-fan-alt/top.v -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/Makefile -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/README.md -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/generate.py -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/generate.sh -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/generate.tcl -------------------------------------------------------------------------------- /fuzzers/055-pip-gnd/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/055-pip-gnd/top.v -------------------------------------------------------------------------------- /fuzzers/056-pip-rem/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/056-pip-rem/Makefile -------------------------------------------------------------------------------- /fuzzers/056-pip-rem/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/056-pip-rem/README.md -------------------------------------------------------------------------------- /fuzzers/056-pip-rem/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/056-pip-rem/generate.tcl -------------------------------------------------------------------------------- /fuzzers/056-pip-rem/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/056-pip-rem/top.v -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/Makefile -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/README.md -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/bipiplist.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/bipiplist.tcl -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/generate.py -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/generate.tcl -------------------------------------------------------------------------------- /fuzzers/057-pip-bi/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/057-pip-bi/top.v -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/.gitignore: -------------------------------------------------------------------------------- 1 | build 2 | run.ok 3 | -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/Makefile -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/README.md -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/generate.py -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/generate.sh -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/generate.tcl -------------------------------------------------------------------------------- /fuzzers/058-pip-hclk/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/058-pip-hclk/top.v -------------------------------------------------------------------------------- /fuzzers/059-pip-byp-bounce/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/059-pip-byp-bounce/Makefile -------------------------------------------------------------------------------- /fuzzers/059-pip-byp-bounce/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/059-pip-byp-bounce/README.md -------------------------------------------------------------------------------- /fuzzers/059-pip-byp-bounce/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/059-pip-byp-bounce/top.v -------------------------------------------------------------------------------- /fuzzers/060-bram-cascades/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/060-bram-cascades/Makefile -------------------------------------------------------------------------------- /fuzzers/060-bram-cascades/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/060-bram-cascades/bits.dbf -------------------------------------------------------------------------------- /fuzzers/060-bram-cascades/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/060-bram-cascades/generate.py -------------------------------------------------------------------------------- /fuzzers/060-bram-cascades/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/060-bram-cascades/top.py -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/061-pcie-conf/Makefile -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/061-pcie-conf/generate.py -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/061-pcie-conf/generate.tcl -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/params.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/061-pcie-conf/params.py -------------------------------------------------------------------------------- /fuzzers/061-pcie-conf/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/061-pcie-conf/top.py -------------------------------------------------------------------------------- /fuzzers/062-pcie-int-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/062-pcie-int-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/062-pcie-int-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/062-pcie-int-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/062-pcie-int-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/062-pcie-int-pips/ports.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/062-pcie-int-pips/ports.py -------------------------------------------------------------------------------- /fuzzers/062-pcie-int-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/062-pcie-int-pips/top.py -------------------------------------------------------------------------------- /fuzzers/063-gtp-common-conf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtp-common-conf/Makefile -------------------------------------------------------------------------------- /fuzzers/063-gtp-common-conf/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtp-common-conf/README.md -------------------------------------------------------------------------------- /fuzzers/063-gtp-common-conf/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/063-gtp-common-conf/pushdb.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtp-common-conf/pushdb.sh -------------------------------------------------------------------------------- /fuzzers/063-gtp-common-conf/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtp-common-conf/top.py -------------------------------------------------------------------------------- /fuzzers/063-gtx-common-conf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtx-common-conf/Makefile -------------------------------------------------------------------------------- /fuzzers/063-gtx-common-conf/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtx-common-conf/README.md -------------------------------------------------------------------------------- /fuzzers/063-gtx-common-conf/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/063-gtx-common-conf/pushdb.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtx-common-conf/pushdb.sh -------------------------------------------------------------------------------- /fuzzers/063-gtx-common-conf/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/063-gtx-common-conf/top.py -------------------------------------------------------------------------------- /fuzzers/064-gtp-channel-conf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/064-gtp-channel-conf/Makefile -------------------------------------------------------------------------------- /fuzzers/064-gtp-channel-conf/bits.dbf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/064-gtp-channel-conf/bits.dbf -------------------------------------------------------------------------------- /fuzzers/064-gtp-channel-conf/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/064-gtp-channel-conf/top.py -------------------------------------------------------------------------------- /fuzzers/064-gtx-channel-conf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/064-gtx-channel-conf/Makefile -------------------------------------------------------------------------------- /fuzzers/064-gtx-channel-conf/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/064-gtx-channel-conf/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/064-gtx-channel-conf/top.py -------------------------------------------------------------------------------- /fuzzers/065-gtp-common-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/065-gtp-common-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/065-gtp-common-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/065-gtp-common-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/065-gtp-common-pips/top.py -------------------------------------------------------------------------------- /fuzzers/065b-gtp-common-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/065b-gtp-common-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/065b-gtp-common-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/065b-gtp-common-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/065b-gtp-common-pips/top.py -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/066-gtp-int-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/066-gtp-int-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/066-gtp-int-pips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/ports.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/066-gtp-int-pips/ports.py -------------------------------------------------------------------------------- /fuzzers/066-gtp-int-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/066-gtp-int-pips/top.py -------------------------------------------------------------------------------- /fuzzers/071-ppips/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/071-ppips/.gitignore -------------------------------------------------------------------------------- /fuzzers/071-ppips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/071-ppips/Makefile -------------------------------------------------------------------------------- /fuzzers/071-ppips/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/071-ppips/generate.sh -------------------------------------------------------------------------------- /fuzzers/071-ppips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/071-ppips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/071-ppips/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/071-ppips/top.v -------------------------------------------------------------------------------- /fuzzers/072-ordered_wires/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/072-ordered_wires/Makefile -------------------------------------------------------------------------------- /fuzzers/072-ordered_wires/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/072-ordered_wires/generate.sh -------------------------------------------------------------------------------- /fuzzers/072-ordered_wires/job.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/072-ordered_wires/job.tcl -------------------------------------------------------------------------------- /fuzzers/073-get_counts/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/073-get_counts/Makefile -------------------------------------------------------------------------------- /fuzzers/073-get_counts/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/073-get_counts/generate.sh -------------------------------------------------------------------------------- /fuzzers/074-dump_all/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/Makefile -------------------------------------------------------------------------------- /fuzzers/074-dump_all/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/generate.sh -------------------------------------------------------------------------------- /fuzzers/074-dump_all/jobnodes.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/jobnodes.tcl -------------------------------------------------------------------------------- /fuzzers/074-dump_all/jobtiles.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/jobtiles.tcl -------------------------------------------------------------------------------- /fuzzers/074-dump_all/node_names.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/node_names.py -------------------------------------------------------------------------------- /fuzzers/074-dump_all/run_fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/074-dump_all/run_fuzzer.py -------------------------------------------------------------------------------- /fuzzers/075-pins/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/075-pins/Makefile -------------------------------------------------------------------------------- /fuzzers/075-pins/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/075-pins/generate.sh -------------------------------------------------------------------------------- /fuzzers/075-pins/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/075-pins/generate.tcl -------------------------------------------------------------------------------- /fuzzers/076-ps7/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/076-ps7/Makefile -------------------------------------------------------------------------------- /fuzzers/076-ps7/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/076-ps7/README.md -------------------------------------------------------------------------------- /fuzzers/076-ps7/generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/076-ps7/generate.sh -------------------------------------------------------------------------------- /fuzzers/076-ps7/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/076-ps7/generate.tcl -------------------------------------------------------------------------------- /fuzzers/076-ps7/make_ports.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/076-ps7/make_ports.py -------------------------------------------------------------------------------- /fuzzers/100-dsp-mskpat/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/100-dsp-mskpat/Makefile -------------------------------------------------------------------------------- /fuzzers/100-dsp-mskpat/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/100-dsp-mskpat/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/100-dsp-mskpat/generate.py -------------------------------------------------------------------------------- /fuzzers/100-dsp-mskpat/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/100-dsp-mskpat/top.py -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/101-dsp-pips/Makefile -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/bits.dbf: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/101-dsp-pips/generate.py -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/generate.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/101-dsp-pips/generate.tcl -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/ports.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/101-dsp-pips/ports.py -------------------------------------------------------------------------------- /fuzzers/101-dsp-pips/top.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/101-dsp-pips/top.py -------------------------------------------------------------------------------- /fuzzers/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/Makefile -------------------------------------------------------------------------------- /fuzzers/clb.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/clb.mk -------------------------------------------------------------------------------- /fuzzers/clb_ext.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/clb_ext.mk -------------------------------------------------------------------------------- /fuzzers/fuzzer.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/fuzzer.mk -------------------------------------------------------------------------------- /fuzzers/int_create_empty_db.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_create_empty_db.sh -------------------------------------------------------------------------------- /fuzzers/int_generate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_generate.py -------------------------------------------------------------------------------- /fuzzers/int_loop.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_loop.mk -------------------------------------------------------------------------------- /fuzzers/int_loop.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_loop.sh -------------------------------------------------------------------------------- /fuzzers/int_loop_check.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_loop_check.py -------------------------------------------------------------------------------- /fuzzers/int_maketodo.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/int_maketodo.py -------------------------------------------------------------------------------- /fuzzers/pip_list.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/pip_list.mk -------------------------------------------------------------------------------- /fuzzers/pip_loop.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/pip_loop.mk -------------------------------------------------------------------------------- /fuzzers/piplist/piplist.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/piplist/piplist.tcl -------------------------------------------------------------------------------- /fuzzers/piplist/piplist.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/piplist/piplist.v -------------------------------------------------------------------------------- /fuzzers/reseg.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/reseg.sh -------------------------------------------------------------------------------- /fuzzers/run_fuzzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/fuzzers/run_fuzzer.py -------------------------------------------------------------------------------- /gridinfo/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/.gitignore -------------------------------------------------------------------------------- /gridinfo/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/README -------------------------------------------------------------------------------- /gridinfo/gridinfo-txt2json.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/gridinfo-txt2json.py -------------------------------------------------------------------------------- /gridinfo/gridinfo.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/gridinfo.html -------------------------------------------------------------------------------- /gridinfo/logicframes.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/logicframes.tcl -------------------------------------------------------------------------------- /gridinfo/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/runme.sh -------------------------------------------------------------------------------- /gridinfo/svg-pan-zoom.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/svg-pan-zoom.js -------------------------------------------------------------------------------- /gridinfo/tiledata.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/gridinfo/tiledata.tcl -------------------------------------------------------------------------------- /htmlgen/.gitignore: -------------------------------------------------------------------------------- 1 | /*/ 2 | -------------------------------------------------------------------------------- /htmlgen/htmlgen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/htmlgen/htmlgen.py -------------------------------------------------------------------------------- /htmlgen/htmlgen.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/htmlgen/htmlgen.sh -------------------------------------------------------------------------------- /lib/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/CMakeLists.txt -------------------------------------------------------------------------------- /lib/big_endian_span_test.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/big_endian_span_test.cc -------------------------------------------------------------------------------- /lib/bit_ops_test.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/bit_ops_test.cc -------------------------------------------------------------------------------- /lib/database.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/database.cc -------------------------------------------------------------------------------- /lib/include/prjxray/bit_ops.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/include/prjxray/bit_ops.h -------------------------------------------------------------------------------- /lib/include/prjxray/database.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/include/prjxray/database.h -------------------------------------------------------------------------------- /lib/memory_mapped_file.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/memory_mapped_file.cc -------------------------------------------------------------------------------- /lib/memory_mapped_file_test.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/memory_mapped_file_test.cc -------------------------------------------------------------------------------- /lib/segbits_file_reader.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/segbits_file_reader.cc -------------------------------------------------------------------------------- /lib/segbits_file_reader_test.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/segbits_file_reader_test.cc -------------------------------------------------------------------------------- /lib/test_data/ToolsTestData.tar.gz: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/test_data/ToolsTestData.tar.gz -------------------------------------------------------------------------------- /lib/test_data/empty_file: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /lib/test_data/one_entry.segbits: -------------------------------------------------------------------------------- 1 | CLBLL_L.SLICEL_X0.A5FF.ZINI 31_06 2 | -------------------------------------------------------------------------------- /lib/test_data/one_entry_empty_tag.segbits: -------------------------------------------------------------------------------- 1 | 31_06 2 | -------------------------------------------------------------------------------- /lib/test_data/one_entry_extra_whitespace.segbits: -------------------------------------------------------------------------------- 1 | CLBLL_L.SLICEL_X0.A5FF.ZINI 31_06 2 | -------------------------------------------------------------------------------- /lib/test_data/one_entry_missing_bit.segbits: -------------------------------------------------------------------------------- 1 | CLBLL_L.SLICEL_X0.A5FF.ZINI 2 | -------------------------------------------------------------------------------- /lib/test_data/small_file: -------------------------------------------------------------------------------- 1 | foo 2 | -------------------------------------------------------------------------------- /lib/test_data/two_entries.segbits: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/test_data/two_entries.segbits -------------------------------------------------------------------------------- /lib/xilinx/bitstream_writer.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/bitstream_writer.cc -------------------------------------------------------------------------------- /lib/xilinx/configuration.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/configuration.cc -------------------------------------------------------------------------------- /lib/xilinx/configuration_packet.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/configuration_packet.cc -------------------------------------------------------------------------------- /lib/xilinx/frames.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/frames.cc -------------------------------------------------------------------------------- /lib/xilinx/spartan6/block_type.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/spartan6/block_type.cc -------------------------------------------------------------------------------- /lib/xilinx/spartan6/part.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/spartan6/part.cc -------------------------------------------------------------------------------- /lib/xilinx/xc7series/block_type.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/xc7series/block_type.cc -------------------------------------------------------------------------------- /lib/xilinx/xc7series/ecc.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/xc7series/ecc.cc -------------------------------------------------------------------------------- /lib/xilinx/xc7series/part.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/lib/xilinx/xc7series/part.cc -------------------------------------------------------------------------------- /minitests/bram-sdp/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/bram-sdp/Makefile -------------------------------------------------------------------------------- /minitests/bram-sdp/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/bram-sdp/runme.sh -------------------------------------------------------------------------------- /minitests/bram-sdp/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/bram-sdp/runme.tcl -------------------------------------------------------------------------------- /minitests/bram-sdp/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/bram-sdp/top.v -------------------------------------------------------------------------------- /minitests/clb-bused/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-bused/.gitignore -------------------------------------------------------------------------------- /minitests/clb-bused/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-bused/Makefile -------------------------------------------------------------------------------- /minitests/clb-bused/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-bused/README.md -------------------------------------------------------------------------------- /minitests/clb-bused/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-bused/top.v -------------------------------------------------------------------------------- /minitests/clb-configs/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-configs/.gitignore -------------------------------------------------------------------------------- /minitests/clb-configs/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-configs/README -------------------------------------------------------------------------------- /minitests/clb-configs/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-configs/runme.sh -------------------------------------------------------------------------------- /minitests/clb-configs/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-configs/runme.tcl -------------------------------------------------------------------------------- /minitests/clb-configs/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-configs/top.v -------------------------------------------------------------------------------- /minitests/clb-muxf8/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-muxf8/.gitignore -------------------------------------------------------------------------------- /minitests/clb-muxf8/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-muxf8/Makefile -------------------------------------------------------------------------------- /minitests/clb-muxf8/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-muxf8/README.md -------------------------------------------------------------------------------- /minitests/clb-muxf8/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clb-muxf8/top.v -------------------------------------------------------------------------------- /minitests/clkbuf/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clkbuf/.gitignore -------------------------------------------------------------------------------- /minitests/clkbuf/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clkbuf/runme.sh -------------------------------------------------------------------------------- /minitests/clkbuf/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clkbuf/runme.tcl -------------------------------------------------------------------------------- /minitests/clkbuf/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/clkbuf/top.v -------------------------------------------------------------------------------- /minitests/eccbits/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/eccbits/.gitignore -------------------------------------------------------------------------------- /minitests/eccbits/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/eccbits/runme.sh -------------------------------------------------------------------------------- /minitests/eccbits/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/eccbits/runme.tcl -------------------------------------------------------------------------------- /minitests/eccbits/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/eccbits/top.v -------------------------------------------------------------------------------- /minitests/fixedpnr/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/.gitignore -------------------------------------------------------------------------------- /minitests/fixedpnr/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/README.md -------------------------------------------------------------------------------- /minitests/fixedpnr/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/runme.sh -------------------------------------------------------------------------------- /minitests/fixedpnr/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/runme.tcl -------------------------------------------------------------------------------- /minitests/fixedpnr/top_fdce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_fdce.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_fdce_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_fdce_inv.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_fdpe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_fdpe.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_fdre.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_fdre.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_fdse.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_fdse.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_ldce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_ldce.v -------------------------------------------------------------------------------- /minitests/fixedpnr/top_ldpe.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/fixedpnr/top_ldpe.v -------------------------------------------------------------------------------- /minitests/idelay/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/Makefile -------------------------------------------------------------------------------- /minitests/idelay/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/README.md -------------------------------------------------------------------------------- /minitests/idelay/basys3.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/basys3.xdc -------------------------------------------------------------------------------- /minitests/idelay/sim/run_icarus.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/sim/run_icarus.sh -------------------------------------------------------------------------------- /minitests/idelay/sim/run_vivado.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/sim/run_vivado.sh -------------------------------------------------------------------------------- /minitests/idelay/sim/sim.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/sim/sim.tcl -------------------------------------------------------------------------------- /minitests/idelay/src/lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/src/lfsr.v -------------------------------------------------------------------------------- /minitests/idelay/src/simpleuart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/src/simpleuart.v -------------------------------------------------------------------------------- /minitests/idelay/tcl/par.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/tcl/par.tcl -------------------------------------------------------------------------------- /minitests/idelay/tcl/syn.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/idelay/tcl/syn.tcl -------------------------------------------------------------------------------- /minitests/iostandard/dump_iobs.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/iostandard/dump_iobs.tcl -------------------------------------------------------------------------------- /minitests/iostandard/syn+par.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/iostandard/syn+par.tcl -------------------------------------------------------------------------------- /minitests/iserdes.idelay/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/iserdes.idelay/Makefile -------------------------------------------------------------------------------- /minitests/iserdes.idelay/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/iserdes.idelay/README.md -------------------------------------------------------------------------------- /minitests/iserdes.sdr_ddr/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/iserdes.sdr_ddr/Makefile -------------------------------------------------------------------------------- /minitests/litex/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/.gitignore -------------------------------------------------------------------------------- /minitests/litex/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/README.md -------------------------------------------------------------------------------- /minitests/litex/litepcie/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/litepcie/Makefile -------------------------------------------------------------------------------- /minitests/litex/litepcie/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/litepcie/README.md -------------------------------------------------------------------------------- /minitests/litex/min/arty/src.yosys/mem.init: -------------------------------------------------------------------------------- 1 | ../verilog/mem.init -------------------------------------------------------------------------------- /minitests/litex/min/arty/src.yosys/mem_1.init: -------------------------------------------------------------------------------- 1 | ../verilog/mem_1.init -------------------------------------------------------------------------------- /minitests/litex/min/arty/src.yosys/mem_2.init: -------------------------------------------------------------------------------- 1 | ../verilog/mem_2.init -------------------------------------------------------------------------------- /minitests/litex/min/arty/verilog/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/min_ddr/arty/src.yosys/mem.init: -------------------------------------------------------------------------------- 1 | ../verilog/mem.init -------------------------------------------------------------------------------- /minitests/litex/min_ddr/arty/src.yosys/mem_1.init: -------------------------------------------------------------------------------- 1 | ../verilog/mem_1.init -------------------------------------------------------------------------------- /minitests/litex/min_ddr/arty/verilog/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/src.vivado/mem.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/src.vivado/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/src.vivado/top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.vivado/top.tcl -------------------------------------------------------------------------------- /minitests/litex/src.vivado/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.vivado/top.v -------------------------------------------------------------------------------- /minitests/litex/src.vivado/top.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.vivado/top.xdc -------------------------------------------------------------------------------- /minitests/litex/src.yosys/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.yosys/Makefile -------------------------------------------------------------------------------- /minitests/litex/src.yosys/mem.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/src.yosys/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/src.yosys/synth.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.yosys/synth.ys -------------------------------------------------------------------------------- /minitests/litex/src.yosys/top.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.yosys/top.tcl -------------------------------------------------------------------------------- /minitests/litex/src.yosys/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.yosys/top.v -------------------------------------------------------------------------------- /minitests/litex/src.yosys/top.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex/src.yosys/top.xdc -------------------------------------------------------------------------------- /minitests/litex/uart_ddr/arty/generated/mem.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex/uart_ddr/arty/scripts/.gitignore: -------------------------------------------------------------------------------- 1 | litex 2 | -------------------------------------------------------------------------------- /minitests/litex/uart_ddr/arty/src.yosys/mem.init: -------------------------------------------------------------------------------- 1 | ../generated/mem.init -------------------------------------------------------------------------------- /minitests/litex/uart_ddr/arty/src.yosys/mem_1.init: -------------------------------------------------------------------------------- 1 | ../generated/mem_1.init -------------------------------------------------------------------------------- /minitests/litex_litedram/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/litex_litedram/README.md -------------------------------------------------------------------------------- /minitests/litex_litedram/src.vivado/verilog/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/litex_litedram/src.yosys/mem_1.init: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /minitests/lvb_long_mux/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/lvb_long_mux/.gitignore -------------------------------------------------------------------------------- /minitests/lvb_long_mux/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/lvb_long_mux/README -------------------------------------------------------------------------------- /minitests/lvb_long_mux/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/lvb_long_mux/runme.sh -------------------------------------------------------------------------------- /minitests/lvb_long_mux/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/lvb_long_mux/runme.tcl -------------------------------------------------------------------------------- /minitests/lvb_long_mux/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/lvb_long_mux/top.v -------------------------------------------------------------------------------- /minitests/nodes_wires_list/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/nodes_wires_list/README -------------------------------------------------------------------------------- /minitests/nodes_wires_list/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/nodes_wires_list/top.v -------------------------------------------------------------------------------- /minitests/oserdes/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/Makefile -------------------------------------------------------------------------------- /minitests/oserdes/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/README.md -------------------------------------------------------------------------------- /minitests/oserdes/basys3.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/basys3.xdc -------------------------------------------------------------------------------- /minitests/oserdes/sim/sim.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/sim/sim.tcl -------------------------------------------------------------------------------- /minitests/oserdes/src/comparator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/src/comparator.v -------------------------------------------------------------------------------- /minitests/oserdes/src/lfsr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/src/lfsr.v -------------------------------------------------------------------------------- /minitests/oserdes/tcl/par.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/tcl/par.tcl -------------------------------------------------------------------------------- /minitests/oserdes/tcl/syn.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/oserdes/tcl/syn.tcl -------------------------------------------------------------------------------- /minitests/picorv32-v/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/.gitignore -------------------------------------------------------------------------------- /minitests/picorv32-v/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/Makefile -------------------------------------------------------------------------------- /minitests/picorv32-v/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/README.md -------------------------------------------------------------------------------- /minitests/picorv32-v/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/picorv32.v -------------------------------------------------------------------------------- /minitests/picorv32-v/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/runme.sh -------------------------------------------------------------------------------- /minitests/picorv32-v/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/runme.tcl -------------------------------------------------------------------------------- /minitests/picorv32-v/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-v/top.v -------------------------------------------------------------------------------- /minitests/picorv32-y/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/.gitignore -------------------------------------------------------------------------------- /minitests/picorv32-y/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/Makefile -------------------------------------------------------------------------------- /minitests/picorv32-y/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/README.md -------------------------------------------------------------------------------- /minitests/picorv32-y/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/picorv32.v -------------------------------------------------------------------------------- /minitests/picorv32-y/run_yosys.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/run_yosys.ys -------------------------------------------------------------------------------- /minitests/picorv32-y/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/runme.sh -------------------------------------------------------------------------------- /minitests/picorv32-y/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/runme.tcl -------------------------------------------------------------------------------- /minitests/picorv32-y/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/picorv32-y/top.v -------------------------------------------------------------------------------- /minitests/pip-switchboxes/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/pip-switchboxes/README -------------------------------------------------------------------------------- /minitests/pip-switchboxes/pips.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/pip-switchboxes/pips.tcl -------------------------------------------------------------------------------- /minitests/pip-switchboxes/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/pip-switchboxes/runme.sh -------------------------------------------------------------------------------- /minitests/pip-switchboxes/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/pip-switchboxes/top.v -------------------------------------------------------------------------------- /minitests/plle2_adv/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/plle2_adv/Makefile -------------------------------------------------------------------------------- /minitests/plle2_adv/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/plle2_adv/README.md -------------------------------------------------------------------------------- /minitests/plle2_adv/basys3.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/plle2_adv/basys3.xdc -------------------------------------------------------------------------------- /minitests/plle2_adv/tcl/par.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/plle2_adv/tcl/par.tcl -------------------------------------------------------------------------------- /minitests/plle2_adv/tcl/syn.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/plle2_adv/tcl/syn.tcl -------------------------------------------------------------------------------- /minitests/roi_harness/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/.gitignore -------------------------------------------------------------------------------- /minitests/roi_harness/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/Makefile -------------------------------------------------------------------------------- /minitests/roi_harness/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/README.md -------------------------------------------------------------------------------- /minitests/roi_harness/arty-pmod.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/arty-pmod.sh -------------------------------------------------------------------------------- /minitests/roi_harness/arty-uart.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/arty-uart.sh -------------------------------------------------------------------------------- /minitests/roi_harness/fasm2bit.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/fasm2bit.sh -------------------------------------------------------------------------------- /minitests/roi_harness/roi_base.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/roi_base.v -------------------------------------------------------------------------------- /minitests/roi_harness/roi_inv.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/roi_inv.v -------------------------------------------------------------------------------- /minitests/roi_harness/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/runme.sh -------------------------------------------------------------------------------- /minitests/roi_harness/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/runme.tcl -------------------------------------------------------------------------------- /minitests/roi_harness/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/roi_harness/top.v -------------------------------------------------------------------------------- /minitests/srl/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/Makefile -------------------------------------------------------------------------------- /minitests/srl/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/README.md -------------------------------------------------------------------------------- /minitests/srl/par.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/par.tcl -------------------------------------------------------------------------------- /minitests/srl/srl32_init.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_init.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x1.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x2.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x2_chain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x2_chain.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x3.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x3_chain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x3_chain.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x4.v -------------------------------------------------------------------------------- /minitests/srl/srl32_x4_chain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/srl32_x4_chain.v -------------------------------------------------------------------------------- /minitests/srl/syn.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/srl/syn.tcl -------------------------------------------------------------------------------- /minitests/tiles_wires_pips/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/tiles_wires_pips/top.v -------------------------------------------------------------------------------- /minitests/timing/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/Makefile -------------------------------------------------------------------------------- /minitests/timing/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/README.md -------------------------------------------------------------------------------- /minitests/timing/basys3_demo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/basys3_demo.v -------------------------------------------------------------------------------- /minitests/timing/picorv32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/picorv32.v -------------------------------------------------------------------------------- /minitests/timing/picosoc_noflash.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/picosoc_noflash.v -------------------------------------------------------------------------------- /minitests/timing/progmem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/progmem.v -------------------------------------------------------------------------------- /minitests/timing/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/runme.tcl -------------------------------------------------------------------------------- /minitests/timing/simpleuart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/simpleuart.v -------------------------------------------------------------------------------- /minitests/timing/top_aff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_aff.v -------------------------------------------------------------------------------- /minitests/timing/top_bff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_bff.v -------------------------------------------------------------------------------- /minitests/timing/top_cff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_cff.v -------------------------------------------------------------------------------- /minitests/timing/top_counter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_counter.v -------------------------------------------------------------------------------- /minitests/timing/top_dff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_dff.v -------------------------------------------------------------------------------- /minitests/timing/top_dff2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_dff2.v -------------------------------------------------------------------------------- /minitests/timing/top_dff_inter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_dff_inter.v -------------------------------------------------------------------------------- /minitests/timing/top_dff_slicem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/timing/top_dff_slicem.v -------------------------------------------------------------------------------- /minitests/util/common.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/util/common.mk -------------------------------------------------------------------------------- /minitests/util/runme.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/util/runme.sh -------------------------------------------------------------------------------- /minitests/util/runme.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/util/runme.tcl -------------------------------------------------------------------------------- /minitests/z7_blinky_emio/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/z7_blinky_emio/README.md -------------------------------------------------------------------------------- /minitests/z7_blinky_emio/pl/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/minitests/z7_blinky_emio/pl/top.v -------------------------------------------------------------------------------- /prjxray/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /prjxray/bitfilter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/bitfilter.py -------------------------------------------------------------------------------- /prjxray/bitsmaker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/bitsmaker.py -------------------------------------------------------------------------------- /prjxray/bitstream.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/bitstream.py -------------------------------------------------------------------------------- /prjxray/connections.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/connections.py -------------------------------------------------------------------------------- /prjxray/db.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/db.py -------------------------------------------------------------------------------- /prjxray/fasm_assembler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/fasm_assembler.py -------------------------------------------------------------------------------- /prjxray/fasm_disassembler.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/fasm_disassembler.py -------------------------------------------------------------------------------- /prjxray/grid.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/grid.py -------------------------------------------------------------------------------- /prjxray/grid_types.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/grid_types.py -------------------------------------------------------------------------------- /prjxray/lib.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/lib.py -------------------------------------------------------------------------------- /prjxray/lms_solver.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/lms_solver.py -------------------------------------------------------------------------------- /prjxray/lut_maker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/lut_maker.py -------------------------------------------------------------------------------- /prjxray/math_models.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/math_models.py -------------------------------------------------------------------------------- /prjxray/node_lookup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/node_lookup.py -------------------------------------------------------------------------------- /prjxray/node_model.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/node_model.py -------------------------------------------------------------------------------- /prjxray/overlay.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/overlay.py -------------------------------------------------------------------------------- /prjxray/roi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/roi.py -------------------------------------------------------------------------------- /prjxray/segmaker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/segmaker.py -------------------------------------------------------------------------------- /prjxray/segment_map.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/segment_map.py -------------------------------------------------------------------------------- /prjxray/site_type.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/site_type.py -------------------------------------------------------------------------------- /prjxray/state_gen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/state_gen.py -------------------------------------------------------------------------------- /prjxray/tile.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/tile.py -------------------------------------------------------------------------------- /prjxray/tile_segbits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/tile_segbits.py -------------------------------------------------------------------------------- /prjxray/tile_segbits_alias.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/tile_segbits_alias.py -------------------------------------------------------------------------------- /prjxray/timing.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/timing.py -------------------------------------------------------------------------------- /prjxray/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/util.py -------------------------------------------------------------------------------- /prjxray/verilog.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/verilog.py -------------------------------------------------------------------------------- /prjxray/xjson.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/prjxray/xjson.py -------------------------------------------------------------------------------- /requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/requirements.txt -------------------------------------------------------------------------------- /settings/artix7.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/artix7.sh -------------------------------------------------------------------------------- /settings/artix7/devices.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/artix7/devices.yaml -------------------------------------------------------------------------------- /settings/artix7_200t.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/artix7_200t.sh -------------------------------------------------------------------------------- /settings/artix7_50t.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/artix7_50t.sh -------------------------------------------------------------------------------- /settings/kintex7.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/kintex7.sh -------------------------------------------------------------------------------- /settings/kintex7/devices.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/kintex7/devices.yaml -------------------------------------------------------------------------------- /settings/kintex7_160t.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/kintex7_160t.sh -------------------------------------------------------------------------------- /settings/spartan7.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/spartan7.sh -------------------------------------------------------------------------------- /settings/spartan7/devices.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/spartan7/devices.yaml -------------------------------------------------------------------------------- /settings/zynq7.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/zynq7.sh -------------------------------------------------------------------------------- /settings/zynq7/devices.yaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/zynq7/devices.yaml -------------------------------------------------------------------------------- /settings/zynq7010.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/settings/zynq7010.sh -------------------------------------------------------------------------------- /setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/setup.py -------------------------------------------------------------------------------- /tests/test_util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tests/test_util.py -------------------------------------------------------------------------------- /third_party/reformat.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/third_party/reformat.tcl -------------------------------------------------------------------------------- /tools/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/.gitignore -------------------------------------------------------------------------------- /tools/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/CMakeLists.txt -------------------------------------------------------------------------------- /tools/bitread.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bitread.cc -------------------------------------------------------------------------------- /tools/bits2rbt/CMakeLists.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/CMakeLists.txt -------------------------------------------------------------------------------- /tools/bits2rbt/bits2rbt.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/bits2rbt.cc -------------------------------------------------------------------------------- /tools/bits2rbt/crc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/crc.h -------------------------------------------------------------------------------- /tools/bits2rbt/ecc.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/ecc.cc -------------------------------------------------------------------------------- /tools/bits2rbt/ecc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/ecc.h -------------------------------------------------------------------------------- /tools/bits2rbt/header.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/header.cc -------------------------------------------------------------------------------- /tools/bits2rbt/header.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bits2rbt/header.h -------------------------------------------------------------------------------- /tools/bittool.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/bittool.cc -------------------------------------------------------------------------------- /tools/frame_address_decoder.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/frame_address_decoder.cc -------------------------------------------------------------------------------- /tools/gen_part_base_yaml.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/gen_part_base_yaml.cc -------------------------------------------------------------------------------- /tools/segmatch.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/segmatch.cc -------------------------------------------------------------------------------- /tools/xc7frames2bit.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/xc7frames2bit.cc -------------------------------------------------------------------------------- /tools/xc7patch.cc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/tools/xc7patch.cc -------------------------------------------------------------------------------- /utils/.gitignore: -------------------------------------------------------------------------------- 1 | /__pycache__ 2 | -------------------------------------------------------------------------------- /utils/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /utils/addrwidth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/addrwidth.py -------------------------------------------------------------------------------- /utils/bit2fasm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/bit2fasm.py -------------------------------------------------------------------------------- /utils/blockwidth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/blockwidth.py -------------------------------------------------------------------------------- /utils/checkdb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/checkdb.py -------------------------------------------------------------------------------- /utils/clean_json5.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/clean_json5.py -------------------------------------------------------------------------------- /utils/cleandb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/cleandb.py -------------------------------------------------------------------------------- /utils/cmp.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/cmp.py -------------------------------------------------------------------------------- /utils/create_environment.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/create_environment.py -------------------------------------------------------------------------------- /utils/dbfixup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/dbfixup.py -------------------------------------------------------------------------------- /utils/diff_db_bits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/diff_db_bits.py -------------------------------------------------------------------------------- /utils/diff_db_json.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/diff_db_json.py -------------------------------------------------------------------------------- /utils/environment.python.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/environment.python.sh -------------------------------------------------------------------------------- /utils/environment.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/environment.sh -------------------------------------------------------------------------------- /utils/fasm2frames.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/fasm2frames.py -------------------------------------------------------------------------------- /utils/fasm2pips.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/fasm2pips.py -------------------------------------------------------------------------------- /utils/fasm_pprint.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/fasm_pprint.py -------------------------------------------------------------------------------- /utils/find_missing_segbits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/find_missing_segbits.py -------------------------------------------------------------------------------- /utils/genheader.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/genheader.sh -------------------------------------------------------------------------------- /utils/group.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/group.py -------------------------------------------------------------------------------- /utils/groupmask.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/groupmask.py -------------------------------------------------------------------------------- /utils/info_md.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/info_md.py -------------------------------------------------------------------------------- /utils/make_ports.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/make_ports.py -------------------------------------------------------------------------------- /utils/makesdf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/makesdf.py -------------------------------------------------------------------------------- /utils/maskmerge.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/maskmerge.sh -------------------------------------------------------------------------------- /utils/maskview.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/maskview.py -------------------------------------------------------------------------------- /utils/mergedb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/mergedb.py -------------------------------------------------------------------------------- /utils/mergedb.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/mergedb.sh -------------------------------------------------------------------------------- /utils/parsedb.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/parsedb.py -------------------------------------------------------------------------------- /utils/quick_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/quick_test.py -------------------------------------------------------------------------------- /utils/roi_all.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/roi_all.py -------------------------------------------------------------------------------- /utils/sdfmerge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/sdfmerge.py -------------------------------------------------------------------------------- /utils/segprint.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/segprint.py -------------------------------------------------------------------------------- /utils/segview.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/segview.py -------------------------------------------------------------------------------- /utils/simpleroute.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/simpleroute.py -------------------------------------------------------------------------------- /utils/sort_db.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/sort_db.py -------------------------------------------------------------------------------- /utils/sp6_bitstream_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/sp6_bitstream_analyzer.py -------------------------------------------------------------------------------- /utils/tcl-reformat.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/tcl-reformat.sh -------------------------------------------------------------------------------- /utils/test_data/db/segbits_hclk_ioi3.db: -------------------------------------------------------------------------------- 1 | HCLK_IOI3.STEPDOWN 00_16 2 | 3 | -------------------------------------------------------------------------------- /utils/test_data/db/tile_type_CLBLM_L.json: -------------------------------------------------------------------------------- 1 | { 2 | } 3 | -------------------------------------------------------------------------------- /utils/test_data/db/tile_type_HCLK_L.json: -------------------------------------------------------------------------------- 1 | { 2 | } 3 | -------------------------------------------------------------------------------- /utils/test_data/db/tile_type_INT_L.json: -------------------------------------------------------------------------------- 1 | { 2 | } 3 | -------------------------------------------------------------------------------- /utils/test_data/ff_int.fasm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int.fasm -------------------------------------------------------------------------------- /utils/test_data/ff_int/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int/.gitignore -------------------------------------------------------------------------------- /utils/test_data/ff_int/design.bits: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int/design.bits -------------------------------------------------------------------------------- /utils/test_data/ff_int/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int/top.v -------------------------------------------------------------------------------- /utils/test_data/ff_int_0s.fasm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int_0s.fasm -------------------------------------------------------------------------------- /utils/test_data/ff_int_op1.fasm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/ff_int_op1.fasm -------------------------------------------------------------------------------- /utils/test_data/lut.fasm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/lut.fasm -------------------------------------------------------------------------------- /utils/test_data/lut_int.fasm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/lut_int.fasm -------------------------------------------------------------------------------- /utils/test_data/lut_int/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/lut_int/.gitignore -------------------------------------------------------------------------------- /utils/test_data/lut_int/top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_data/lut_int/top.v -------------------------------------------------------------------------------- /utils/test_fasm2frames.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/test_fasm2frames.py -------------------------------------------------------------------------------- /utils/tileconnloops.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/tileconnloops.py -------------------------------------------------------------------------------- /utils/tileconnwire.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/tileconnwire.py -------------------------------------------------------------------------------- /utils/tilegrid_report.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/tilegrid_report.py -------------------------------------------------------------------------------- /utils/top_generate.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/top_generate.mk -------------------------------------------------------------------------------- /utils/top_generate.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/top_generate.sh -------------------------------------------------------------------------------- /utils/update_parts.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/update_parts.py -------------------------------------------------------------------------------- /utils/update_parts.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/update_parts.tcl -------------------------------------------------------------------------------- /utils/update_resources.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/update_resources.py -------------------------------------------------------------------------------- /utils/update_resources.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/update_resources.tcl -------------------------------------------------------------------------------- /utils/utils.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/utils.tcl -------------------------------------------------------------------------------- /utils/verify_tile_connections.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/verify_tile_connections.py -------------------------------------------------------------------------------- /utils/vivado.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/vivado.sh -------------------------------------------------------------------------------- /utils/vtemplate: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/vtemplate -------------------------------------------------------------------------------- /utils/write_timing_info.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/write_timing_info.tcl -------------------------------------------------------------------------------- /utils/xjson.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/xjson.py -------------------------------------------------------------------------------- /utils/xyaml.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/utils/xyaml.py -------------------------------------------------------------------------------- /vagrant/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/vagrant/README.md -------------------------------------------------------------------------------- /vagrant/Vagrantfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/vagrant/Vagrantfile -------------------------------------------------------------------------------- /vagrant/profile.d/vivado.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/f4pga/prjxray/HEAD/vagrant/profile.d/vivado.sh --------------------------------------------------------------------------------