├── LICENSE ├── README.md ├── kaiyn-cm3dual-env ├── LICENSE ├── README.md ├── libs │ ├── _sdk │ │ ├── _simulation.h │ │ └── soc.h │ ├── _startup │ │ └── startup_gcc.S │ ├── _utilities │ │ ├── xprintf.c │ │ └── xprintf.h │ ├── link0.lds │ └── link1.lds ├── rtl │ ├── clkgate │ │ ├── cmsdk_mcu_clkctrl.v │ │ └── cmsdk_mcu_stclkctrl.v │ ├── core │ │ ├── CORTEXM3INTEGRATIONDS.v │ │ └── cortexm3ds_logic.v │ ├── memories │ │ ├── cmsdk_ahb_memory_models_defs.v │ │ ├── cmsdk_ahb_ram.v │ │ ├── cmsdk_ahb_ram_beh.v │ │ └── cmsdk_ahb_rom.v │ ├── subsys │ │ ├── cmsdk_ahb_default_slave │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_default_slave.v │ │ ├── cmsdk_ahb_gpio │ │ │ └── verilog │ │ │ │ ├── cmsdk_ahb_gpio.v │ │ │ │ └── cmsdk_ahb_to_iop.v │ │ ├── cmsdk_ahb_master_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_master_mux.v │ │ ├── cmsdk_ahb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_slave_mux.v │ │ ├── cmsdk_ahb_to_apb │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_to_apb.v │ │ ├── cmsdk_apb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_slave_mux.v │ │ ├── cmsdk_apb_subsystem │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_subsystem.v │ │ │ │ └── cmsdk_irq_sync.v │ │ ├── cmsdk_apb_timer │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_timer.v │ │ ├── cmsdk_apb_uart │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_uart.v │ │ ├── cmsdk_apb_watchdog │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_watchdog.v │ │ │ │ ├── cmsdk_apb_watchdog_defs.v │ │ │ │ └── cmsdk_apb_watchdog_frc.v │ │ └── cmsdk_iop_gpio │ │ │ └── verilog │ │ │ └── cmsdk_iop_gpio.v │ └── sys │ │ └── sys.v ├── scripts │ └── model.filelist ├── sim │ ├── build.mk │ ├── clear.bat │ ├── config.mk │ └── simple │ │ ├── .gitignore │ │ ├── Makefile │ │ ├── main0.c │ │ └── main1.c └── tb │ └── tb.v ├── tianji-4bit-env ├── LICENSE ├── README.md ├── rtl │ ├── 74HC153.v │ ├── 74HC154.v │ ├── 74HC161.v │ ├── 74HC283.v │ ├── 74HC540.v │ ├── pa_soc_cpu.v │ └── pa_soc_param.v ├── scripts │ └── model.filelist ├── sim │ ├── build.mk │ ├── clear.bat │ ├── config.mk │ └── simple │ │ ├── .gitignore │ │ └── Makefile └── tb │ └── core_tb.v ├── tianqn-mips-env ├── LICENSE ├── README.md ├── libs │ └── link.lds ├── rtl │ ├── pa_soc_core.v │ ├── pa_soc_itcm.v │ ├── pa_soc_param.v │ ├── pa_soc_uart.v │ └── pa_soc_xreg.v ├── scripts │ └── model.filelist ├── sim │ ├── build.mk │ ├── clear.bat │ ├── config.mk │ └── simple │ │ ├── .gitignore │ │ ├── Makefile │ │ └── main.S └── tb │ ├── core_tb.v │ └── core_uart_monitor_tb.v ├── tiansh-cm0-env ├── LICENSE ├── README.md ├── libs │ ├── _sdk │ │ ├── _simulation.h │ │ └── soc.h │ ├── _startup │ │ └── startup_gcc.S │ ├── _utilities │ │ ├── xprintf.c │ │ └── xprintf.h │ └── link.lds ├── rtl │ ├── clkgate │ │ ├── cmsdk_mcu_clkctrl.v │ │ └── cmsdk_mcu_stclkctrl.v │ ├── core │ │ ├── CORTEXM0INTEGRATION.v │ │ └── cortexm0ds_logic.v │ ├── memories │ │ ├── cmsdk_ahb_memory_models_defs.v │ │ ├── cmsdk_ahb_ram.v │ │ ├── cmsdk_ahb_ram_beh.v │ │ └── cmsdk_ahb_rom.v │ ├── subsys │ │ ├── cmsdk_ahb_default_slave │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_default_slave.v │ │ ├── cmsdk_ahb_gpio │ │ │ └── verilog │ │ │ │ ├── cmsdk_ahb_gpio.v │ │ │ │ └── cmsdk_ahb_to_iop.v │ │ ├── cmsdk_ahb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_slave_mux.v │ │ ├── cmsdk_ahb_to_apb │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_to_apb.v │ │ ├── cmsdk_apb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_slave_mux.v │ │ ├── cmsdk_apb_subsystem │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_subsystem.v │ │ │ │ └── cmsdk_irq_sync.v │ │ ├── cmsdk_apb_timer │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_timer.v │ │ ├── cmsdk_apb_uart │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_uart.v │ │ ├── cmsdk_apb_watchdog │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_watchdog.v │ │ │ │ ├── cmsdk_apb_watchdog_defs.v │ │ │ │ └── cmsdk_apb_watchdog_frc.v │ │ └── cmsdk_iop_gpio │ │ │ └── verilog │ │ │ └── cmsdk_iop_gpio.v │ └── sys │ │ └── sys.v ├── scripts │ └── model.filelist ├── sim │ ├── build.mk │ ├── clear.bat │ ├── config.mk │ └── simple │ │ ├── .gitignore │ │ ├── Makefile │ │ └── main.c └── tb │ └── tb.v ├── tianxn-cm3-env ├── LICENSE ├── README.md ├── libs │ ├── _sdk │ │ ├── _simulation.h │ │ └── soc.h │ ├── _startup │ │ └── startup_gcc.S │ ├── _utilities │ │ ├── xprintf.c │ │ └── xprintf.h │ └── link.lds ├── rtl │ ├── clkgate │ │ ├── cmsdk_mcu_clkctrl.v │ │ └── cmsdk_mcu_stclkctrl.v │ ├── core │ │ ├── CORTEXM3INTEGRATIONDS.v │ │ └── cortexm3ds_logic.v │ ├── memories │ │ ├── cmsdk_ahb_memory_models_defs.v │ │ ├── cmsdk_ahb_ram.v │ │ ├── cmsdk_ahb_ram_beh.v │ │ └── cmsdk_ahb_rom.v │ ├── subsys │ │ ├── cmsdk_ahb_default_slave │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_default_slave.v │ │ ├── cmsdk_ahb_gpio │ │ │ └── verilog │ │ │ │ ├── cmsdk_ahb_gpio.v │ │ │ │ └── cmsdk_ahb_to_iop.v │ │ ├── cmsdk_ahb_master_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_master_mux.v │ │ ├── cmsdk_ahb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_slave_mux.v │ │ ├── cmsdk_ahb_to_apb │ │ │ └── verilog │ │ │ │ └── cmsdk_ahb_to_apb.v │ │ ├── cmsdk_apb_slave_mux │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_slave_mux.v │ │ ├── cmsdk_apb_subsystem │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_subsystem.v │ │ │ │ └── cmsdk_irq_sync.v │ │ ├── cmsdk_apb_timer │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_timer.v │ │ ├── cmsdk_apb_uart │ │ │ └── verilog │ │ │ │ └── cmsdk_apb_uart.v │ │ ├── cmsdk_apb_watchdog │ │ │ └── verilog │ │ │ │ ├── cmsdk_apb_watchdog.v │ │ │ │ ├── cmsdk_apb_watchdog_defs.v │ │ │ │ └── cmsdk_apb_watchdog_frc.v │ │ └── cmsdk_iop_gpio │ │ │ └── verilog │ │ │ └── cmsdk_iop_gpio.v │ └── sys │ │ └── sys.v ├── scripts │ └── model.filelist ├── sim │ ├── build.mk │ ├── clear.bat │ ├── config.mk │ └── simple │ │ ├── .gitignore │ │ ├── Makefile │ │ └── main.c └── tb │ └── tb.v ├── yaogn-null-env └── null └── yuheng-riscv-env ├── LICENSE ├── README.md ├── libs ├── _sdk │ ├── __def.h │ ├── __simulation.h │ ├── systick │ │ ├── systick.c │ │ └── systick.h │ ├── timer │ │ ├── timer.c │ │ └── timer.h │ └── uart │ │ ├── uart.c │ │ └── uart.h ├── _startup │ ├── start.S │ └── trap.S ├── _utilities │ ├── xprintf.c │ └── xprintf.h └── link.lds ├── rtl ├── core │ ├── pa_core_clint.v │ ├── pa_core_csr.v │ ├── pa_core_exu.v │ ├── pa_core_exu_div.v │ ├── pa_core_exu_mul.v │ ├── pa_core_idu.v │ ├── pa_core_ifu.v │ ├── pa_core_mau.v │ ├── pa_core_pcgen.v │ ├── pa_core_rtu.v │ ├── pa_core_top.v │ └── pa_core_xreg.v ├── pa_chip_param.v ├── pa_chip_top.v ├── perips │ ├── pa_perips_tcm.v │ ├── pa_perips_timer.v │ └── pa_perips_uart.v └── soc │ └── pa_soc_rbm.v ├── scripts └── model.filelist ├── sim ├── build.mk ├── clear.bat ├── config.mk ├── simple │ ├── .gitignore │ ├── Makefile │ └── main.c ├── systick │ ├── .gitignore │ ├── Makefile │ └── main.c ├── timer │ ├── .gitignore │ ├── Makefile │ ├── init.c │ ├── interrupt.c │ └── main.c ├── uart_rxd │ ├── .gitignore │ ├── Makefile │ └── main.c ├── uart_txd │ ├── .gitignore │ ├── Makefile │ └── main.c └── xprintf │ ├── .gitignore │ ├── Makefile │ └── main.c └── tb ├── core_tb.v └── core_uart_monitor_tb.v /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/README.md -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/LICENSE -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/README.md -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/_sdk/_simulation.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/_sdk/_simulation.h -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/_sdk/soc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/_sdk/soc.h -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/_startup/startup_gcc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/_startup/startup_gcc.S -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/_utilities/xprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/_utilities/xprintf.c -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/_utilities/xprintf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/_utilities/xprintf.h -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/link0.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/link0.lds -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/libs/link1.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/libs/link1.lds -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/clkgate/cmsdk_mcu_clkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/clkgate/cmsdk_mcu_clkctrl.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/core/CORTEXM3INTEGRATIONDS.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/core/CORTEXM3INTEGRATIONDS.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/core/cortexm3ds_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/core/cortexm3ds_logic.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_memory_models_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_memory_models_defs.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_ram.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_ram_beh.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_ram_beh.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/memories/cmsdk_ahb_rom.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_master_mux/verilog/cmsdk_ahb_master_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_master_mux/verilog/cmsdk_ahb_master_mux.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/rtl/sys/sys.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/rtl/sys/sys.v -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/scripts/model.filelist -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/build.mk -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/clear.bat -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/config.mk -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/simple/Makefile -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/simple/main0.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/simple/main0.c -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/sim/simple/main1.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/sim/simple/main1.c -------------------------------------------------------------------------------- /kaiyn-cm3dual-env/tb/tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/kaiyn-cm3dual-env/tb/tb.v -------------------------------------------------------------------------------- /tianji-4bit-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/LICENSE -------------------------------------------------------------------------------- /tianji-4bit-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/README.md -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/74HC153.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/74HC153.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/74HC154.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/74HC154.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/74HC161.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/74HC161.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/74HC283.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/74HC283.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/74HC540.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/74HC540.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/pa_soc_cpu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/pa_soc_cpu.v -------------------------------------------------------------------------------- /tianji-4bit-env/rtl/pa_soc_param.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/rtl/pa_soc_param.v -------------------------------------------------------------------------------- /tianji-4bit-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/scripts/model.filelist -------------------------------------------------------------------------------- /tianji-4bit-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/sim/build.mk -------------------------------------------------------------------------------- /tianji-4bit-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/sim/clear.bat -------------------------------------------------------------------------------- /tianji-4bit-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/sim/config.mk -------------------------------------------------------------------------------- /tianji-4bit-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /tianji-4bit-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/sim/simple/Makefile -------------------------------------------------------------------------------- /tianji-4bit-env/tb/core_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianji-4bit-env/tb/core_tb.v -------------------------------------------------------------------------------- /tianqn-mips-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/LICENSE -------------------------------------------------------------------------------- /tianqn-mips-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/README.md -------------------------------------------------------------------------------- /tianqn-mips-env/libs/link.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/libs/link.lds -------------------------------------------------------------------------------- /tianqn-mips-env/rtl/pa_soc_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/rtl/pa_soc_core.v -------------------------------------------------------------------------------- /tianqn-mips-env/rtl/pa_soc_itcm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/rtl/pa_soc_itcm.v -------------------------------------------------------------------------------- /tianqn-mips-env/rtl/pa_soc_param.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/rtl/pa_soc_param.v -------------------------------------------------------------------------------- /tianqn-mips-env/rtl/pa_soc_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/rtl/pa_soc_uart.v -------------------------------------------------------------------------------- /tianqn-mips-env/rtl/pa_soc_xreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/rtl/pa_soc_xreg.v -------------------------------------------------------------------------------- /tianqn-mips-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/scripts/model.filelist -------------------------------------------------------------------------------- /tianqn-mips-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/build.mk -------------------------------------------------------------------------------- /tianqn-mips-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/clear.bat -------------------------------------------------------------------------------- /tianqn-mips-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/config.mk -------------------------------------------------------------------------------- /tianqn-mips-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /tianqn-mips-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/simple/Makefile -------------------------------------------------------------------------------- /tianqn-mips-env/sim/simple/main.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/sim/simple/main.S -------------------------------------------------------------------------------- /tianqn-mips-env/tb/core_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/tb/core_tb.v -------------------------------------------------------------------------------- /tianqn-mips-env/tb/core_uart_monitor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianqn-mips-env/tb/core_uart_monitor_tb.v -------------------------------------------------------------------------------- /tiansh-cm0-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/LICENSE -------------------------------------------------------------------------------- /tiansh-cm0-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/README.md -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/_sdk/_simulation.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/_sdk/_simulation.h -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/_sdk/soc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/_sdk/soc.h -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/_startup/startup_gcc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/_startup/startup_gcc.S -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/_utilities/xprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/_utilities/xprintf.c -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/_utilities/xprintf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/_utilities/xprintf.h -------------------------------------------------------------------------------- /tiansh-cm0-env/libs/link.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/libs/link.lds -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/clkgate/cmsdk_mcu_clkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/clkgate/cmsdk_mcu_clkctrl.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/core/CORTEXM0INTEGRATION.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/core/CORTEXM0INTEGRATION.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/core/cortexm0ds_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/core/cortexm0ds_logic.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/memories/cmsdk_ahb_memory_models_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/memories/cmsdk_ahb_memory_models_defs.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/memories/cmsdk_ahb_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/memories/cmsdk_ahb_ram.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/memories/cmsdk_ahb_ram_beh.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/memories/cmsdk_ahb_ram_beh.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/memories/cmsdk_ahb_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/memories/cmsdk_ahb_rom.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v -------------------------------------------------------------------------------- /tiansh-cm0-env/rtl/sys/sys.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/rtl/sys/sys.v -------------------------------------------------------------------------------- /tiansh-cm0-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/scripts/model.filelist -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/build.mk -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/clear.bat -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/config.mk -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/simple/Makefile -------------------------------------------------------------------------------- /tiansh-cm0-env/sim/simple/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/sim/simple/main.c -------------------------------------------------------------------------------- /tiansh-cm0-env/tb/tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tiansh-cm0-env/tb/tb.v -------------------------------------------------------------------------------- /tianxn-cm3-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/LICENSE -------------------------------------------------------------------------------- /tianxn-cm3-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/README.md -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/_sdk/_simulation.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/_sdk/_simulation.h -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/_sdk/soc.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/_sdk/soc.h -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/_startup/startup_gcc.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/_startup/startup_gcc.S -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/_utilities/xprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/_utilities/xprintf.c -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/_utilities/xprintf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/_utilities/xprintf.h -------------------------------------------------------------------------------- /tianxn-cm3-env/libs/link.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/libs/link.lds -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/clkgate/cmsdk_mcu_clkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/clkgate/cmsdk_mcu_clkctrl.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/clkgate/cmsdk_mcu_stclkctrl.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/core/CORTEXM3INTEGRATIONDS.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/core/CORTEXM3INTEGRATIONDS.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/core/cortexm3ds_logic.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/core/cortexm3ds_logic.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/memories/cmsdk_ahb_memory_models_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/memories/cmsdk_ahb_memory_models_defs.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/memories/cmsdk_ahb_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/memories/cmsdk_ahb_ram.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/memories/cmsdk_ahb_ram_beh.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/memories/cmsdk_ahb_ram_beh.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/memories/cmsdk_ahb_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/memories/cmsdk_ahb_rom.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_master_mux/verilog/cmsdk_ahb_master_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_master_mux/verilog/cmsdk_ahb_master_mux.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v -------------------------------------------------------------------------------- /tianxn-cm3-env/rtl/sys/sys.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/rtl/sys/sys.v -------------------------------------------------------------------------------- /tianxn-cm3-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/scripts/model.filelist -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/build.mk -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/clear.bat -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/config.mk -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/simple/Makefile -------------------------------------------------------------------------------- /tianxn-cm3-env/sim/simple/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/sim/simple/main.c -------------------------------------------------------------------------------- /tianxn-cm3-env/tb/tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/tianxn-cm3-env/tb/tb.v -------------------------------------------------------------------------------- /yaogn-null-env/null: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /yuheng-riscv-env/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/LICENSE -------------------------------------------------------------------------------- /yuheng-riscv-env/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/README.md -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/__def.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/__def.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/__simulation.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/__simulation.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/systick/systick.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/systick/systick.c -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/systick/systick.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/systick/systick.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/timer/timer.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/timer/timer.c -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/timer/timer.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/timer/timer.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/uart/uart.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/uart/uart.c -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_sdk/uart/uart.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_sdk/uart/uart.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_startup/start.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_startup/start.S -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_startup/trap.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_startup/trap.S -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_utilities/xprintf.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_utilities/xprintf.c -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/_utilities/xprintf.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/_utilities/xprintf.h -------------------------------------------------------------------------------- /yuheng-riscv-env/libs/link.lds: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/libs/link.lds -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_clint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_clint.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_csr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_csr.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_exu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_exu.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_exu_div.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_exu_div.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_exu_mul.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_exu_mul.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_idu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_idu.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_ifu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_ifu.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_mau.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_mau.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_pcgen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_pcgen.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_rtu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_rtu.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_top.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/core/pa_core_xreg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/core/pa_core_xreg.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/pa_chip_param.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/pa_chip_param.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/pa_chip_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/pa_chip_top.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/perips/pa_perips_tcm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/perips/pa_perips_tcm.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/perips/pa_perips_timer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/perips/pa_perips_timer.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/perips/pa_perips_uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/perips/pa_perips_uart.v -------------------------------------------------------------------------------- /yuheng-riscv-env/rtl/soc/pa_soc_rbm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/rtl/soc/pa_soc_rbm.v -------------------------------------------------------------------------------- /yuheng-riscv-env/scripts/model.filelist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/scripts/model.filelist -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/build.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/build.mk -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/clear.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/clear.bat -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/config.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/config.mk -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/simple/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/simple/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/simple/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/simple/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/simple/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/simple/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/systick/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/systick/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/systick/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/systick/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/systick/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/systick/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/timer/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/timer/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/timer/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/timer/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/timer/init.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/timer/init.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/timer/interrupt.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/timer/interrupt.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/timer/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/timer/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_rxd/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_rxd/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_rxd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_rxd/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_rxd/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_rxd/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_txd/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_txd/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_txd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_txd/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/uart_txd/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/uart_txd/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/xprintf/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/xprintf/.gitignore -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/xprintf/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/xprintf/Makefile -------------------------------------------------------------------------------- /yuheng-riscv-env/sim/xprintf/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/sim/xprintf/main.c -------------------------------------------------------------------------------- /yuheng-riscv-env/tb/core_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/tb/core_tb.v -------------------------------------------------------------------------------- /yuheng-riscv-env/tb/core_uart_monitor_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/feifan1996/RiscSoC/HEAD/yuheng-riscv-env/tb/core_uart_monitor_tb.v --------------------------------------------------------------------------------