├── .editorconfig ├── .github └── workflows │ └── gh-pages.yml ├── .gitignore ├── .markdownlint.yml ├── AUTHORS.txt ├── CHANGELOG.md ├── CODE_OF_CONDUCT.md ├── CONTRIBUTING.md ├── Cargo.toml ├── Justfile ├── LICENSE.txt ├── README.md ├── SECURITY.md ├── benches ├── eq.rs ├── iter.rs ├── macros.rs ├── memcpy.rs ├── mut_access.rs └── slice.rs ├── book.toml ├── book ├── SUMMARY.md ├── afterword.md ├── bit-ordering.md ├── data-structures.md ├── data-structures │ ├── bitarray.md │ ├── bitslice.md │ └── bitvec.md ├── dedication.md ├── introduction.md ├── memory-model.md ├── memory-representation.md ├── miscellaneous.md ├── performance.md ├── pointer-encoding.md ├── practical-use.md ├── practical-use │ ├── bitfields.md │ └── collections.md ├── type-parameters.md └── type-parameters │ ├── bitorder.md │ └── bitstore.md ├── ci ├── coverage.sh ├── install_rust.sh ├── install_tarpaulin.sh ├── notes.md ├── script.sh ├── target_check_all.txt ├── target_check_no_serde.txt ├── target_check_no_std.txt ├── target_test_all.txt ├── target_test_no_serde.txt └── targets.txt ├── clippy.toml ├── doc ├── README.md ├── access.md ├── access │ ├── BitAccess.md │ ├── BitSafe.md │ └── impl_BitSafe.md ├── array.md ├── array │ ├── BitArray.md │ ├── IntoIter.md │ ├── TryFromBitSliceError.md │ ├── api.md │ └── iter.md ├── boxed.md ├── boxed │ ├── BitBox.md │ └── iter.md ├── domain.md ├── domain │ ├── BitDomain.md │ ├── Domain.md │ └── PartialElement.md ├── field.md ├── field │ ├── BitField.md │ ├── BitField_Lsb0.md │ ├── BitField_Lsb0_load_be.md │ ├── BitField_Lsb0_load_le.md │ ├── BitField_Lsb0_store_be.md │ ├── BitField_Lsb0_store_le.md │ ├── BitField_Msb0.md │ ├── BitField_Msb0_load_be.md │ ├── BitField_Msb0_load_le.md │ ├── BitField_Msb0_store_be.md │ ├── BitField_Msb0_store_le.md │ ├── BitField_load.md │ ├── BitField_load_be.md │ ├── BitField_load_le.md │ ├── BitField_store.md │ ├── BitField_store_be.md │ ├── BitField_store_le.md │ ├── get.md │ ├── impl_BitArray.md │ ├── io.md │ ├── io │ │ ├── Read_BitSlice.md │ │ ├── Read_BitVec.md │ │ ├── Write_BitSlice.md │ │ └── Write_BitVec.md │ ├── resize.md │ ├── set.md │ └── sign.md ├── index.md ├── index │ ├── BitEnd.md │ ├── BitIdx.md │ ├── BitIdxError.md │ ├── BitMask.md │ ├── BitPos.md │ └── BitSel.md ├── macros.md ├── macros │ ├── BitArr_type.md │ ├── bitarr_value.md │ ├── bitbox.md │ ├── bits.md │ ├── bitvec.md │ ├── encode_bits.md │ ├── internal.md │ └── make_elem.md ├── mem.md ├── mem │ ├── BitElement.md │ ├── BitRegister.md │ └── elts.md ├── order.md ├── order │ ├── BitOrder.md │ ├── LocalBits.md │ ├── Lsb0.md │ ├── Msb0.md │ ├── verify.md │ └── verify_for_type.md ├── prelude.md ├── ptr.md ├── ptr │ ├── BitPtr.md │ ├── BitPtrRange.md │ ├── BitRef.md │ ├── BitSpan.md │ ├── addr.md │ ├── bitslice_from_raw_parts.md │ ├── bitslice_from_raw_parts_mut.md │ ├── copy.md │ ├── copy_nonoverlapping.md │ ├── drop_in_place.md │ ├── eq.md │ ├── hash.md │ ├── null.md │ ├── null_mut.md │ ├── proxy.md │ ├── range.md │ ├── read.md │ ├── read_unaligned.md │ ├── read_volatile.md │ ├── replace.md │ ├── single.md │ ├── slice_from_raw_parts.md │ ├── slice_from_raw_parts_mut.md │ ├── span.md │ ├── swap.md │ ├── swap_nonoverlapping.md │ ├── write.md │ ├── write_bits.md │ ├── write_bytes.md │ ├── write_unaligned.md │ └── write_volatile.md ├── serdes.md ├── serdes │ ├── array.md │ ├── slice.md │ └── utils.md ├── slice.md ├── slice │ ├── BitSlice.md │ ├── BitSliceIndex.md │ ├── api.md │ ├── bitop_assign.md │ ├── format.md │ ├── from_raw_parts.md │ ├── from_raw_parts_mut.md │ ├── from_raw_parts_unchecked.md │ ├── from_raw_parts_unchecked_mut.md │ ├── iter.md │ ├── iter │ │ ├── Chunks.md │ │ ├── ChunksExact.md │ │ ├── ChunksExactMut.md │ │ ├── ChunksMut.md │ │ ├── Iter.md │ │ ├── IterMut.md │ │ ├── IterOnes.md │ │ ├── IterZeros.md │ │ ├── NoAlias.md │ │ ├── RChunks.md │ │ ├── RChunksExact.md │ │ ├── RChunksExactMut.md │ │ ├── RChunksMut.md │ │ ├── RSplit.md │ │ ├── RSplitMut.md │ │ ├── RSplitN.md │ │ ├── RSplitNMut.md │ │ ├── Split.md │ │ ├── SplitInclusive.md │ │ ├── SplitInclusiveMut.md │ │ ├── SplitMut.md │ │ ├── SplitN.md │ │ ├── SplitNMut.md │ │ └── Windows.md │ ├── ops.md │ ├── specialization.md │ ├── threadsafe.md │ └── traits.md ├── store.md ├── store │ └── BitStore.md ├── vec.md ├── vec │ ├── BitVec.md │ ├── iter.md │ └── iter │ │ ├── Drain.md │ │ ├── Extend_BitRef.md │ │ ├── Extend_bool.md │ │ ├── FillStatus.md │ │ ├── FromIterator_BitRef.md │ │ ├── FromIterator_bool.md │ │ ├── IntoIterator.md │ │ └── Splice.md ├── view.md └── view │ ├── AsBits.md │ ├── AsMutBits.md │ └── BitView.md ├── examples ├── aliasing.rs ├── ipv4.rs ├── sieve.rs └── tour.rs ├── rust-toolchain.toml ├── rustfmt-stable.toml ├── rustfmt.toml ├── src ├── access.rs ├── array.rs ├── array │ ├── api.rs │ ├── iter.rs │ ├── ops.rs │ ├── tests.rs │ └── traits.rs ├── boxed.rs ├── boxed │ ├── api.rs │ ├── iter.rs │ ├── ops.rs │ ├── tests.rs │ └── traits.rs ├── devel.rs ├── domain.rs ├── field.rs ├── field │ ├── io.rs │ └── tests.rs ├── index.rs ├── lib.rs ├── macros.rs ├── macros │ ├── internal.rs │ └── tests.rs ├── mem.rs ├── order.rs ├── ptr.rs ├── ptr │ ├── addr.rs │ ├── proxy.rs │ ├── range.rs │ ├── single.rs │ ├── span.rs │ └── tests.rs ├── serdes.rs ├── serdes │ ├── array.rs │ ├── slice.rs │ └── utils.rs ├── slice.rs ├── slice │ ├── api.rs │ ├── iter.rs │ ├── ops.rs │ ├── specialization.rs │ ├── specialization │ │ ├── lsb0.rs │ │ └── msb0.rs │ ├── tests.rs │ ├── tests │ │ ├── api.rs │ │ ├── iter.rs │ │ ├── ops.rs │ │ └── traits.rs │ └── traits.rs ├── store.rs ├── vec.rs ├── vec │ ├── api.rs │ ├── iter.rs │ ├── ops.rs │ ├── tests.rs │ ├── tests │ │ ├── api.rs │ │ ├── iter.rs │ │ └── traits.rs │ └── traits.rs └── view.rs ├── tarpaulin.toml └── tests ├── bincode.rs ├── equality.rs ├── foreign_order.rs ├── issues.rs ├── issues_no_prelude.rs └── serdes.rs /.editorconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/.editorconfig -------------------------------------------------------------------------------- /.github/workflows/gh-pages.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/.github/workflows/gh-pages.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/.gitignore -------------------------------------------------------------------------------- /.markdownlint.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/.markdownlint.yml -------------------------------------------------------------------------------- /AUTHORS.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/AUTHORS.txt -------------------------------------------------------------------------------- /CHANGELOG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/CHANGELOG.md -------------------------------------------------------------------------------- /CODE_OF_CONDUCT.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/CODE_OF_CONDUCT.md -------------------------------------------------------------------------------- /CONTRIBUTING.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/CONTRIBUTING.md -------------------------------------------------------------------------------- /Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/Cargo.toml -------------------------------------------------------------------------------- /Justfile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/Justfile -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/README.md -------------------------------------------------------------------------------- /SECURITY.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/SECURITY.md -------------------------------------------------------------------------------- /benches/eq.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/eq.rs -------------------------------------------------------------------------------- /benches/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/iter.rs -------------------------------------------------------------------------------- /benches/macros.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/macros.rs -------------------------------------------------------------------------------- /benches/memcpy.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/memcpy.rs -------------------------------------------------------------------------------- /benches/mut_access.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/mut_access.rs -------------------------------------------------------------------------------- /benches/slice.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/benches/slice.rs -------------------------------------------------------------------------------- /book.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book.toml -------------------------------------------------------------------------------- /book/SUMMARY.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/SUMMARY.md -------------------------------------------------------------------------------- /book/afterword.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/afterword.md -------------------------------------------------------------------------------- /book/bit-ordering.md: -------------------------------------------------------------------------------- 1 | # Bit Ordering 2 | -------------------------------------------------------------------------------- /book/data-structures.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/data-structures.md -------------------------------------------------------------------------------- /book/data-structures/bitarray.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/data-structures/bitarray.md -------------------------------------------------------------------------------- /book/data-structures/bitslice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/data-structures/bitslice.md -------------------------------------------------------------------------------- /book/data-structures/bitvec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/data-structures/bitvec.md -------------------------------------------------------------------------------- /book/dedication.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/dedication.md -------------------------------------------------------------------------------- /book/introduction.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/introduction.md -------------------------------------------------------------------------------- /book/memory-model.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/memory-model.md -------------------------------------------------------------------------------- /book/memory-representation.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/memory-representation.md -------------------------------------------------------------------------------- /book/miscellaneous.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/miscellaneous.md -------------------------------------------------------------------------------- /book/performance.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/performance.md -------------------------------------------------------------------------------- /book/pointer-encoding.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/pointer-encoding.md -------------------------------------------------------------------------------- /book/practical-use.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/practical-use.md -------------------------------------------------------------------------------- /book/practical-use/bitfields.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/practical-use/bitfields.md -------------------------------------------------------------------------------- /book/practical-use/collections.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/practical-use/collections.md -------------------------------------------------------------------------------- /book/type-parameters.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/type-parameters.md -------------------------------------------------------------------------------- /book/type-parameters/bitorder.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/type-parameters/bitorder.md -------------------------------------------------------------------------------- /book/type-parameters/bitstore.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/book/type-parameters/bitstore.md -------------------------------------------------------------------------------- /ci/coverage.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/coverage.sh -------------------------------------------------------------------------------- /ci/install_rust.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/install_rust.sh -------------------------------------------------------------------------------- /ci/install_tarpaulin.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/install_tarpaulin.sh -------------------------------------------------------------------------------- /ci/notes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/notes.md -------------------------------------------------------------------------------- /ci/script.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/script.sh -------------------------------------------------------------------------------- /ci/target_check_all.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/target_check_all.txt -------------------------------------------------------------------------------- /ci/target_check_no_serde.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/target_check_no_serde.txt -------------------------------------------------------------------------------- /ci/target_check_no_std.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/target_check_no_std.txt -------------------------------------------------------------------------------- /ci/target_test_all.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/target_test_all.txt -------------------------------------------------------------------------------- /ci/target_test_no_serde.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/target_test_no_serde.txt -------------------------------------------------------------------------------- /ci/targets.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/ci/targets.txt -------------------------------------------------------------------------------- /clippy.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/clippy.toml -------------------------------------------------------------------------------- /doc/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/README.md -------------------------------------------------------------------------------- /doc/access.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/access.md -------------------------------------------------------------------------------- /doc/access/BitAccess.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/access/BitAccess.md -------------------------------------------------------------------------------- /doc/access/BitSafe.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/access/BitSafe.md -------------------------------------------------------------------------------- /doc/access/impl_BitSafe.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/access/impl_BitSafe.md -------------------------------------------------------------------------------- /doc/array.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array.md -------------------------------------------------------------------------------- /doc/array/BitArray.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array/BitArray.md -------------------------------------------------------------------------------- /doc/array/IntoIter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array/IntoIter.md -------------------------------------------------------------------------------- /doc/array/TryFromBitSliceError.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array/TryFromBitSliceError.md -------------------------------------------------------------------------------- /doc/array/api.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array/api.md -------------------------------------------------------------------------------- /doc/array/iter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/array/iter.md -------------------------------------------------------------------------------- /doc/boxed.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/boxed.md -------------------------------------------------------------------------------- /doc/boxed/BitBox.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/boxed/BitBox.md -------------------------------------------------------------------------------- /doc/boxed/iter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/boxed/iter.md -------------------------------------------------------------------------------- /doc/domain.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/domain.md -------------------------------------------------------------------------------- /doc/domain/BitDomain.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/domain/BitDomain.md -------------------------------------------------------------------------------- /doc/domain/Domain.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/domain/Domain.md -------------------------------------------------------------------------------- /doc/domain/PartialElement.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/domain/PartialElement.md -------------------------------------------------------------------------------- /doc/field.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field.md -------------------------------------------------------------------------------- /doc/field/BitField.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField.md -------------------------------------------------------------------------------- /doc/field/BitField_Lsb0.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Lsb0.md -------------------------------------------------------------------------------- /doc/field/BitField_Lsb0_load_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Lsb0_load_be.md -------------------------------------------------------------------------------- /doc/field/BitField_Lsb0_load_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Lsb0_load_le.md -------------------------------------------------------------------------------- /doc/field/BitField_Lsb0_store_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Lsb0_store_be.md -------------------------------------------------------------------------------- /doc/field/BitField_Lsb0_store_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Lsb0_store_le.md -------------------------------------------------------------------------------- /doc/field/BitField_Msb0.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Msb0.md -------------------------------------------------------------------------------- /doc/field/BitField_Msb0_load_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Msb0_load_be.md -------------------------------------------------------------------------------- /doc/field/BitField_Msb0_load_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Msb0_load_le.md -------------------------------------------------------------------------------- /doc/field/BitField_Msb0_store_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Msb0_store_be.md -------------------------------------------------------------------------------- /doc/field/BitField_Msb0_store_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_Msb0_store_le.md -------------------------------------------------------------------------------- /doc/field/BitField_load.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_load.md -------------------------------------------------------------------------------- /doc/field/BitField_load_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_load_be.md -------------------------------------------------------------------------------- /doc/field/BitField_load_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_load_le.md -------------------------------------------------------------------------------- /doc/field/BitField_store.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_store.md -------------------------------------------------------------------------------- /doc/field/BitField_store_be.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_store_be.md -------------------------------------------------------------------------------- /doc/field/BitField_store_le.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/BitField_store_le.md -------------------------------------------------------------------------------- /doc/field/get.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/get.md -------------------------------------------------------------------------------- /doc/field/impl_BitArray.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/impl_BitArray.md -------------------------------------------------------------------------------- /doc/field/io.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/io.md -------------------------------------------------------------------------------- /doc/field/io/Read_BitSlice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/io/Read_BitSlice.md -------------------------------------------------------------------------------- /doc/field/io/Read_BitVec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/io/Read_BitVec.md -------------------------------------------------------------------------------- /doc/field/io/Write_BitSlice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/io/Write_BitSlice.md -------------------------------------------------------------------------------- /doc/field/io/Write_BitVec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/io/Write_BitVec.md -------------------------------------------------------------------------------- /doc/field/resize.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/resize.md -------------------------------------------------------------------------------- /doc/field/set.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/set.md -------------------------------------------------------------------------------- /doc/field/sign.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/field/sign.md -------------------------------------------------------------------------------- /doc/index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index.md -------------------------------------------------------------------------------- /doc/index/BitEnd.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitEnd.md -------------------------------------------------------------------------------- /doc/index/BitIdx.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitIdx.md -------------------------------------------------------------------------------- /doc/index/BitIdxError.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitIdxError.md -------------------------------------------------------------------------------- /doc/index/BitMask.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitMask.md -------------------------------------------------------------------------------- /doc/index/BitPos.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitPos.md -------------------------------------------------------------------------------- /doc/index/BitSel.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/index/BitSel.md -------------------------------------------------------------------------------- /doc/macros.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros.md -------------------------------------------------------------------------------- /doc/macros/BitArr_type.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/BitArr_type.md -------------------------------------------------------------------------------- /doc/macros/bitarr_value.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/bitarr_value.md -------------------------------------------------------------------------------- /doc/macros/bitbox.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/bitbox.md -------------------------------------------------------------------------------- /doc/macros/bits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/bits.md -------------------------------------------------------------------------------- /doc/macros/bitvec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/bitvec.md -------------------------------------------------------------------------------- /doc/macros/encode_bits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/encode_bits.md -------------------------------------------------------------------------------- /doc/macros/internal.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/internal.md -------------------------------------------------------------------------------- /doc/macros/make_elem.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/macros/make_elem.md -------------------------------------------------------------------------------- /doc/mem.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/mem.md -------------------------------------------------------------------------------- /doc/mem/BitElement.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/mem/BitElement.md -------------------------------------------------------------------------------- /doc/mem/BitRegister.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/mem/BitRegister.md -------------------------------------------------------------------------------- /doc/mem/elts.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/mem/elts.md -------------------------------------------------------------------------------- /doc/order.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order.md -------------------------------------------------------------------------------- /doc/order/BitOrder.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/BitOrder.md -------------------------------------------------------------------------------- /doc/order/LocalBits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/LocalBits.md -------------------------------------------------------------------------------- /doc/order/Lsb0.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/Lsb0.md -------------------------------------------------------------------------------- /doc/order/Msb0.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/Msb0.md -------------------------------------------------------------------------------- /doc/order/verify.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/verify.md -------------------------------------------------------------------------------- /doc/order/verify_for_type.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/order/verify_for_type.md -------------------------------------------------------------------------------- /doc/prelude.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/prelude.md -------------------------------------------------------------------------------- /doc/ptr.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr.md -------------------------------------------------------------------------------- /doc/ptr/BitPtr.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/BitPtr.md -------------------------------------------------------------------------------- /doc/ptr/BitPtrRange.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/BitPtrRange.md -------------------------------------------------------------------------------- /doc/ptr/BitRef.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/BitRef.md -------------------------------------------------------------------------------- /doc/ptr/BitSpan.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/BitSpan.md -------------------------------------------------------------------------------- /doc/ptr/addr.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/addr.md -------------------------------------------------------------------------------- /doc/ptr/bitslice_from_raw_parts.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/bitslice_from_raw_parts.md -------------------------------------------------------------------------------- /doc/ptr/bitslice_from_raw_parts_mut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/bitslice_from_raw_parts_mut.md -------------------------------------------------------------------------------- /doc/ptr/copy.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/copy.md -------------------------------------------------------------------------------- /doc/ptr/copy_nonoverlapping.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/copy_nonoverlapping.md -------------------------------------------------------------------------------- /doc/ptr/drop_in_place.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/drop_in_place.md -------------------------------------------------------------------------------- /doc/ptr/eq.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/eq.md -------------------------------------------------------------------------------- /doc/ptr/hash.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/hash.md -------------------------------------------------------------------------------- /doc/ptr/null.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/null.md -------------------------------------------------------------------------------- /doc/ptr/null_mut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/null_mut.md -------------------------------------------------------------------------------- /doc/ptr/proxy.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/proxy.md -------------------------------------------------------------------------------- /doc/ptr/range.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/range.md -------------------------------------------------------------------------------- /doc/ptr/read.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/read.md -------------------------------------------------------------------------------- /doc/ptr/read_unaligned.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/read_unaligned.md -------------------------------------------------------------------------------- /doc/ptr/read_volatile.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/read_volatile.md -------------------------------------------------------------------------------- /doc/ptr/replace.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/replace.md -------------------------------------------------------------------------------- /doc/ptr/single.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/single.md -------------------------------------------------------------------------------- /doc/ptr/slice_from_raw_parts.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/slice_from_raw_parts.md -------------------------------------------------------------------------------- /doc/ptr/slice_from_raw_parts_mut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/slice_from_raw_parts_mut.md -------------------------------------------------------------------------------- /doc/ptr/span.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/span.md -------------------------------------------------------------------------------- /doc/ptr/swap.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/swap.md -------------------------------------------------------------------------------- /doc/ptr/swap_nonoverlapping.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/swap_nonoverlapping.md -------------------------------------------------------------------------------- /doc/ptr/write.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/write.md -------------------------------------------------------------------------------- /doc/ptr/write_bits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/write_bits.md -------------------------------------------------------------------------------- /doc/ptr/write_bytes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/write_bytes.md -------------------------------------------------------------------------------- /doc/ptr/write_unaligned.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/write_unaligned.md -------------------------------------------------------------------------------- /doc/ptr/write_volatile.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/ptr/write_volatile.md -------------------------------------------------------------------------------- /doc/serdes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/serdes.md -------------------------------------------------------------------------------- /doc/serdes/array.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/serdes/array.md -------------------------------------------------------------------------------- /doc/serdes/slice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/serdes/slice.md -------------------------------------------------------------------------------- /doc/serdes/utils.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/serdes/utils.md -------------------------------------------------------------------------------- /doc/slice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice.md -------------------------------------------------------------------------------- /doc/slice/BitSlice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/BitSlice.md -------------------------------------------------------------------------------- /doc/slice/BitSliceIndex.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/BitSliceIndex.md -------------------------------------------------------------------------------- /doc/slice/api.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/api.md -------------------------------------------------------------------------------- /doc/slice/bitop_assign.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/bitop_assign.md -------------------------------------------------------------------------------- /doc/slice/format.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/format.md -------------------------------------------------------------------------------- /doc/slice/from_raw_parts.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/from_raw_parts.md -------------------------------------------------------------------------------- /doc/slice/from_raw_parts_mut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/from_raw_parts_mut.md -------------------------------------------------------------------------------- /doc/slice/from_raw_parts_unchecked.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/from_raw_parts_unchecked.md -------------------------------------------------------------------------------- /doc/slice/from_raw_parts_unchecked_mut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/from_raw_parts_unchecked_mut.md -------------------------------------------------------------------------------- /doc/slice/iter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter.md -------------------------------------------------------------------------------- /doc/slice/iter/Chunks.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/Chunks.md -------------------------------------------------------------------------------- /doc/slice/iter/ChunksExact.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/ChunksExact.md -------------------------------------------------------------------------------- /doc/slice/iter/ChunksExactMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/ChunksExactMut.md -------------------------------------------------------------------------------- /doc/slice/iter/ChunksMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/ChunksMut.md -------------------------------------------------------------------------------- /doc/slice/iter/Iter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/Iter.md -------------------------------------------------------------------------------- /doc/slice/iter/IterMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/IterMut.md -------------------------------------------------------------------------------- /doc/slice/iter/IterOnes.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/IterOnes.md -------------------------------------------------------------------------------- /doc/slice/iter/IterZeros.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/IterZeros.md -------------------------------------------------------------------------------- /doc/slice/iter/NoAlias.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/NoAlias.md -------------------------------------------------------------------------------- /doc/slice/iter/RChunks.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RChunks.md -------------------------------------------------------------------------------- /doc/slice/iter/RChunksExact.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RChunksExact.md -------------------------------------------------------------------------------- /doc/slice/iter/RChunksExactMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RChunksExactMut.md -------------------------------------------------------------------------------- /doc/slice/iter/RChunksMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RChunksMut.md -------------------------------------------------------------------------------- /doc/slice/iter/RSplit.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RSplit.md -------------------------------------------------------------------------------- /doc/slice/iter/RSplitMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RSplitMut.md -------------------------------------------------------------------------------- /doc/slice/iter/RSplitN.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RSplitN.md -------------------------------------------------------------------------------- /doc/slice/iter/RSplitNMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/RSplitNMut.md -------------------------------------------------------------------------------- /doc/slice/iter/Split.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/Split.md -------------------------------------------------------------------------------- /doc/slice/iter/SplitInclusive.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/SplitInclusive.md -------------------------------------------------------------------------------- /doc/slice/iter/SplitInclusiveMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/SplitInclusiveMut.md -------------------------------------------------------------------------------- /doc/slice/iter/SplitMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/SplitMut.md -------------------------------------------------------------------------------- /doc/slice/iter/SplitN.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/SplitN.md -------------------------------------------------------------------------------- /doc/slice/iter/SplitNMut.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/SplitNMut.md -------------------------------------------------------------------------------- /doc/slice/iter/Windows.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/iter/Windows.md -------------------------------------------------------------------------------- /doc/slice/ops.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/ops.md -------------------------------------------------------------------------------- /doc/slice/specialization.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/specialization.md -------------------------------------------------------------------------------- /doc/slice/threadsafe.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/threadsafe.md -------------------------------------------------------------------------------- /doc/slice/traits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/slice/traits.md -------------------------------------------------------------------------------- /doc/store.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/store.md -------------------------------------------------------------------------------- /doc/store/BitStore.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/store/BitStore.md -------------------------------------------------------------------------------- /doc/vec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec.md -------------------------------------------------------------------------------- /doc/vec/BitVec.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/BitVec.md -------------------------------------------------------------------------------- /doc/vec/iter.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter.md -------------------------------------------------------------------------------- /doc/vec/iter/Drain.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/Drain.md -------------------------------------------------------------------------------- /doc/vec/iter/Extend_BitRef.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/Extend_BitRef.md -------------------------------------------------------------------------------- /doc/vec/iter/Extend_bool.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/Extend_bool.md -------------------------------------------------------------------------------- /doc/vec/iter/FillStatus.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/FillStatus.md -------------------------------------------------------------------------------- /doc/vec/iter/FromIterator_BitRef.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/FromIterator_BitRef.md -------------------------------------------------------------------------------- /doc/vec/iter/FromIterator_bool.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/FromIterator_bool.md -------------------------------------------------------------------------------- /doc/vec/iter/IntoIterator.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/IntoIterator.md -------------------------------------------------------------------------------- /doc/vec/iter/Splice.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/vec/iter/Splice.md -------------------------------------------------------------------------------- /doc/view.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/view.md -------------------------------------------------------------------------------- /doc/view/AsBits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/view/AsBits.md -------------------------------------------------------------------------------- /doc/view/AsMutBits.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/view/AsMutBits.md -------------------------------------------------------------------------------- /doc/view/BitView.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/doc/view/BitView.md -------------------------------------------------------------------------------- /examples/aliasing.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/examples/aliasing.rs -------------------------------------------------------------------------------- /examples/ipv4.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/examples/ipv4.rs -------------------------------------------------------------------------------- /examples/sieve.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/examples/sieve.rs -------------------------------------------------------------------------------- /examples/tour.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/examples/tour.rs -------------------------------------------------------------------------------- /rust-toolchain.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/rust-toolchain.toml -------------------------------------------------------------------------------- /rustfmt-stable.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/rustfmt-stable.toml -------------------------------------------------------------------------------- /rustfmt.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/rustfmt.toml -------------------------------------------------------------------------------- /src/access.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/access.rs -------------------------------------------------------------------------------- /src/array.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array.rs -------------------------------------------------------------------------------- /src/array/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array/api.rs -------------------------------------------------------------------------------- /src/array/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array/iter.rs -------------------------------------------------------------------------------- /src/array/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array/ops.rs -------------------------------------------------------------------------------- /src/array/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array/tests.rs -------------------------------------------------------------------------------- /src/array/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/array/traits.rs -------------------------------------------------------------------------------- /src/boxed.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed.rs -------------------------------------------------------------------------------- /src/boxed/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed/api.rs -------------------------------------------------------------------------------- /src/boxed/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed/iter.rs -------------------------------------------------------------------------------- /src/boxed/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed/ops.rs -------------------------------------------------------------------------------- /src/boxed/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed/tests.rs -------------------------------------------------------------------------------- /src/boxed/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/boxed/traits.rs -------------------------------------------------------------------------------- /src/devel.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/devel.rs -------------------------------------------------------------------------------- /src/domain.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/domain.rs -------------------------------------------------------------------------------- /src/field.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/field.rs -------------------------------------------------------------------------------- /src/field/io.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/field/io.rs -------------------------------------------------------------------------------- /src/field/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/field/tests.rs -------------------------------------------------------------------------------- /src/index.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/index.rs -------------------------------------------------------------------------------- /src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/lib.rs -------------------------------------------------------------------------------- /src/macros.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/macros.rs -------------------------------------------------------------------------------- /src/macros/internal.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/macros/internal.rs -------------------------------------------------------------------------------- /src/macros/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/macros/tests.rs -------------------------------------------------------------------------------- /src/mem.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/mem.rs -------------------------------------------------------------------------------- /src/order.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/order.rs -------------------------------------------------------------------------------- /src/ptr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr.rs -------------------------------------------------------------------------------- /src/ptr/addr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/addr.rs -------------------------------------------------------------------------------- /src/ptr/proxy.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/proxy.rs -------------------------------------------------------------------------------- /src/ptr/range.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/range.rs -------------------------------------------------------------------------------- /src/ptr/single.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/single.rs -------------------------------------------------------------------------------- /src/ptr/span.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/span.rs -------------------------------------------------------------------------------- /src/ptr/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/ptr/tests.rs -------------------------------------------------------------------------------- /src/serdes.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/serdes.rs -------------------------------------------------------------------------------- /src/serdes/array.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/serdes/array.rs -------------------------------------------------------------------------------- /src/serdes/slice.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/serdes/slice.rs -------------------------------------------------------------------------------- /src/serdes/utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/serdes/utils.rs -------------------------------------------------------------------------------- /src/slice.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice.rs -------------------------------------------------------------------------------- /src/slice/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/api.rs -------------------------------------------------------------------------------- /src/slice/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/iter.rs -------------------------------------------------------------------------------- /src/slice/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/ops.rs -------------------------------------------------------------------------------- /src/slice/specialization.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/specialization.rs -------------------------------------------------------------------------------- /src/slice/specialization/lsb0.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/specialization/lsb0.rs -------------------------------------------------------------------------------- /src/slice/specialization/msb0.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/specialization/msb0.rs -------------------------------------------------------------------------------- /src/slice/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/tests.rs -------------------------------------------------------------------------------- /src/slice/tests/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/tests/api.rs -------------------------------------------------------------------------------- /src/slice/tests/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/tests/iter.rs -------------------------------------------------------------------------------- /src/slice/tests/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/tests/ops.rs -------------------------------------------------------------------------------- /src/slice/tests/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/tests/traits.rs -------------------------------------------------------------------------------- /src/slice/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/slice/traits.rs -------------------------------------------------------------------------------- /src/store.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/store.rs -------------------------------------------------------------------------------- /src/vec.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec.rs -------------------------------------------------------------------------------- /src/vec/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/api.rs -------------------------------------------------------------------------------- /src/vec/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/iter.rs -------------------------------------------------------------------------------- /src/vec/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/ops.rs -------------------------------------------------------------------------------- /src/vec/tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/tests.rs -------------------------------------------------------------------------------- /src/vec/tests/api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/tests/api.rs -------------------------------------------------------------------------------- /src/vec/tests/iter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/tests/iter.rs -------------------------------------------------------------------------------- /src/vec/tests/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/tests/traits.rs -------------------------------------------------------------------------------- /src/vec/traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/vec/traits.rs -------------------------------------------------------------------------------- /src/view.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/src/view.rs -------------------------------------------------------------------------------- /tarpaulin.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tarpaulin.toml -------------------------------------------------------------------------------- /tests/bincode.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/bincode.rs -------------------------------------------------------------------------------- /tests/equality.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/equality.rs -------------------------------------------------------------------------------- /tests/foreign_order.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/foreign_order.rs -------------------------------------------------------------------------------- /tests/issues.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/issues.rs -------------------------------------------------------------------------------- /tests/issues_no_prelude.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/issues_no_prelude.rs -------------------------------------------------------------------------------- /tests/serdes.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/ferrilab/bitvec/HEAD/tests/serdes.rs --------------------------------------------------------------------------------