├── LICENSE ├── README.md ├── fsm_control └── src │ ├── control.vhd │ ├── control_pkg.vhd │ └── tb_control.vhd ├── gate_controlled_scheme ├── README.md ├── gate_controlled_stand_alone_experiments │ ├── full_scheme │ │ ├── Control.va │ │ ├── ommit │ │ │ ├── rram_1t1r_nch_11_cell_custom_parasitics.scs │ │ │ ├── rram_1t1r_nch_18_cell_custom_parasitics.scs │ │ │ └── rram_synapse.scs │ │ ├── reset_comparator_module.scs │ │ ├── rram_1t1r_nch_11_cell_custom_parasitics.scs │ │ └── tvlsi_2017_full_operation.scs │ ├── reset │ │ ├── rram_1t1r_nch_11_cell_custom_parasitics.scs │ │ └── test_reset.scs │ └── reset_comparator │ │ ├── Control.va │ │ ├── reset_comparator_module.scs │ │ ├── rram_1t1r_nch_11_cell_custom_parasitics.scs │ │ └── test_reset_comparator.scs └── reliability_framework_experiments │ ├── conf_files │ ├── arizona_gate_controlled_netlist │ │ ├── ommit │ │ │ ├── rram_1t1r_nch_11_cell_custom_parasitics.scs │ │ │ ├── rram_1t1r_nch_18_cell_custom_parasitics.scs │ │ │ └── rram_synapse.scs │ │ ├── tvlsi_2017_characterization_multilevel.scs │ │ ├── tvlsi_2017_multilevel_reset.scs │ │ ├── tvlsi_2017_multilevel_set.scs │ │ └── tvlsi_2017_multilevel_synapse.scs │ └── xml │ │ ├── cadence_conf │ │ └── cadence_conf.xml │ │ ├── technology_conf │ │ ├── old_technology_conf │ │ │ ├── technology_tsmc_40nm_conf_top_ff.xml │ │ │ ├── technology_tsmc_40nm_conf_top_fs.xml │ │ │ ├── technology_tsmc_40nm_conf_top_globalmc_localmc.xml │ │ │ ├── technology_tsmc_40nm_conf_top_sf.xml │ │ │ └── technology_tsmc_40nm_conf_top_ss.xml │ │ ├── technology_tsmc_40nm_18_conf_top_tt.xml │ │ └── technology_tsmc_40nm_25_conf_top_globalmc_localmc_with_driver.xml │ │ └── tvlsi_2017_multilevel_conf │ │ └── tvlsi_2017_multilevel_variability.xml │ └── scripts │ └── gate_controlled │ └── run_tvlsi_2017_multilevel_variability.sh └── resistive_controlled_scheme ├── README.md ├── cadence ├── aux_netlists │ └── v_controlled_analog_mux.va ├── netlists │ ├── driver_characterization_simulations │ │ ├── arizona_rram_1r.scs │ │ ├── arizona_rram_1t1r.scs │ │ ├── driver_characterization_simulations.scs │ │ └── run_nominal_simulations.sh │ ├── montecarlo_simulations_inter_intra_device │ │ ├── arizona_rram_1t1r.scs │ │ ├── evaluate_r_read_skill_expresion.txt │ │ └── montecarlo_simulation_inter_intra_device_variability.scs │ ├── montecarlo_simulations_intra_device │ │ ├── arizona_rram_1t1r.scs │ │ ├── evaluate_r_read_skill_expresion.txt │ │ └── montecarlo_simulation_intra_device_variability.scs │ ├── nominal_simulations │ │ ├── arizona_rram_1r.scs │ │ ├── arizona_rram_1t1r.scs │ │ ├── nominal_simulation.scs │ │ └── run_nominal_simulations.sh │ ├── ommit │ │ ├── arizona_rram.va │ │ ├── arizona_rram_cells.scs │ │ ├── driver_characterization_circuitry │ │ │ ├── analog_mux.va │ │ │ └── loads_subcircuit.scs │ │ └── driver_circuitry │ │ │ ├── clip_range │ │ │ ├── 1t1r_g_idx_0_analog_mux.va │ │ │ ├── 1t1r_g_idx_0_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_1_analog_mux.va │ │ │ ├── 1t1r_g_idx_1_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_2_analog_mux.va │ │ │ ├── 1t1r_g_idx_2_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_3_analog_mux.va │ │ │ ├── 1t1r_g_idx_3_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_4_analog_mux.va │ │ │ ├── 1t1r_g_idx_4_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_5_analog_mux.va │ │ │ └── 1t1r_g_idx_5_loads_subcircuit.scs │ │ │ └── full_range │ │ │ ├── 1t1r_g_idx_0_analog_mux.va │ │ │ ├── 1t1r_g_idx_0_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_1_analog_mux.va │ │ │ ├── 1t1r_g_idx_1_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_2_analog_mux.va │ │ │ ├── 1t1r_g_idx_2_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_3_analog_mux.va │ │ │ ├── 1t1r_g_idx_3_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_4_analog_mux.va │ │ │ ├── 1t1r_g_idx_4_loads_subcircuit.scs │ │ │ ├── 1t1r_g_idx_5_analog_mux.va │ │ │ └── 1t1r_g_idx_5_loads_subcircuit.scs │ ├── rram_characterization_simulations │ │ ├── arizona_rram_1r.scs │ │ ├── arizona_rram_1t1r.scs │ │ └── rram_characterization_simulation.scs │ └── system_behavioral_simulations │ │ ├── .cadence │ │ └── dfII │ │ │ └── viva │ │ │ └── viva.ini │ │ ├── 1t1r_g_idx_5_analog_mux.va │ │ ├── arizona_rram_1t1r.scs │ │ ├── aux_subcircuits.scs │ │ ├── counter.va │ │ ├── demux_2b.va │ │ ├── example_loads.scs │ │ ├── export_grf.grf │ │ ├── run_system_behavioral_simulations.sh │ │ ├── system_behavior.csv │ │ └── system_behavioral_simulation.scs └── results │ ├── driver_characterization_results │ ├── README.md │ ├── driver_characterization_1t1r_g_0.csv │ ├── driver_characterization_1t1r_g_1.csv │ ├── driver_characterization_1t1r_g_2.csv │ ├── driver_characterization_1t1r_g_3.csv │ ├── driver_characterization_1t1r_g_4.csv │ ├── driver_characterization_1t1r_g_5.csv │ └── plot_main_idea.gnuplot │ ├── mc_results │ ├── inter_intra_device_variability │ │ ├── clip_range │ │ │ ├── mc_1t1r_g_0 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_1 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_2 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_3 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_4 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_5 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ ├── orig │ │ │ │ ├── mc_1t1r_g_0 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_1 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_2 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_3 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_4 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ │ └── mc_1t1r_g_5 │ │ │ │ │ ├── mc_data │ │ │ │ │ ├── mc_data.iter │ │ │ │ │ └── mc_param │ │ │ └── updated │ │ │ │ ├── mc_1t1r_g_0 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_1 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_2 │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_3bis │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ │ ├── mc_1t1r_g_4bis │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ │ │ └── mc_1t1r_g_5bis │ │ │ │ ├── mc_data │ │ │ │ ├── mc_data.iter │ │ │ │ └── mc_param │ │ └── full_range │ │ │ ├── mc_1t1r_g_0 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_1 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_2 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_3 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ │ │ ├── mc_1t1r_g_4 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ │ │ └── mc_1t1r_g_5 │ │ │ ├── mc_data │ │ │ ├── mc_data.iter │ │ │ └── mc_param │ └── only_intra_device_variability │ │ └── full_range │ │ ├── mc_1t1r_g_0 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ │ ├── mc_1t1r_g_1 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ │ ├── mc_1t1r_g_2 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ │ ├── mc_1t1r_g_3 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ │ ├── mc_1t1r_g_4 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ │ └── mc_1t1r_g_5 │ │ ├── mc_data │ │ ├── mc_data.iter │ │ └── mc_param │ ├── rram_characterization_results │ ├── characterization.gnuplot │ ├── reset_characterization.data │ └── set_characterization.data │ ├── system_behavior_results │ ├── raw_data │ │ └── system_signals.csv │ ├── scripts_to_plot │ │ ├── plot_modules.py │ │ └── plot_system_results.py │ ├── system_behavior.xlsx │ ├── system_signals_behavior.png │ └── system_signals_behavior.svg │ └── temperature │ ├── data_from_spectre_rread_vs_temp.csv │ ├── plot_temperature.gnuplot │ └── prepare_rread_temp_2_gnuplot.py └── python ├── README.md ├── python_circuitry_generation ├── README.md ├── python_gen_adhoc_analog_mux_demux_r.py └── python_gen_analog_mux_demux_r.py ├── python_post_driver_characterization_study ├── README.md ├── driver_characterization_study.py ├── exported_gnuplot │ └── README.md ├── exported_results_nominal │ └── README.md ├── plot_nominal_calibrated_load_conf.gnuplot ├── plot_nominal_equidisted_load_conf.gnuplot ├── plot_nominal_results.gnuplot ├── plot_nominal_selected_conf.gnuplot └── remove_spureous_data.py ├── python_post_mc_study ├── README.md ├── exported_gnuplot │ └── README.md ├── exported_results_montecarlo │ └── README.md ├── montecarlo_load_resistors_study.py ├── moreland.pal ├── plot_mc_cdf.gnuplot └── plot_mc_hist.gnuplot └── python_rram_model_study ├── cf_ddt.svg ├── plot_3d_simple.gnuplot └── rram_study.py /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/README.md -------------------------------------------------------------------------------- /fsm_control/src/control.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/fsm_control/src/control.vhd -------------------------------------------------------------------------------- /fsm_control/src/control_pkg.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/fsm_control/src/control_pkg.vhd -------------------------------------------------------------------------------- /fsm_control/src/tb_control.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/fsm_control/src/tb_control.vhd -------------------------------------------------------------------------------- /gate_controlled_scheme/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/README.md -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/Control.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/Control.va -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_1t1r_nch_11_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_1t1r_nch_11_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_1t1r_nch_18_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_1t1r_nch_18_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_synapse.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/ommit/rram_synapse.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/reset_comparator_module.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/reset_comparator_module.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/rram_1t1r_nch_11_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/rram_1t1r_nch_11_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/tvlsi_2017_full_operation.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/full_scheme/tvlsi_2017_full_operation.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset/rram_1t1r_nch_11_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset/rram_1t1r_nch_11_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset/test_reset.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset/test_reset.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/Control.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/Control.va -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/reset_comparator_module.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/reset_comparator_module.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/rram_1t1r_nch_11_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/rram_1t1r_nch_11_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/test_reset_comparator.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/gate_controlled_stand_alone_experiments/reset_comparator/test_reset_comparator.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_1t1r_nch_11_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_1t1r_nch_11_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_1t1r_nch_18_cell_custom_parasitics.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_1t1r_nch_18_cell_custom_parasitics.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_synapse.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/ommit/rram_synapse.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_characterization_multilevel.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_characterization_multilevel.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_reset.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_reset.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_set.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_set.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_synapse.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/arizona_gate_controlled_netlist/tvlsi_2017_multilevel_synapse.scs -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/cadence_conf/cadence_conf.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/cadence_conf/cadence_conf.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_ff.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_ff.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_fs.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_fs.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_globalmc_localmc.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_globalmc_localmc.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_sf.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_sf.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_ss.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/old_technology_conf/technology_tsmc_40nm_conf_top_ss.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/technology_tsmc_40nm_18_conf_top_tt.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/technology_tsmc_40nm_18_conf_top_tt.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/technology_tsmc_40nm_25_conf_top_globalmc_localmc_with_driver.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/technology_conf/technology_tsmc_40nm_25_conf_top_globalmc_localmc_with_driver.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/tvlsi_2017_multilevel_conf/tvlsi_2017_multilevel_variability.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/conf_files/xml/tvlsi_2017_multilevel_conf/tvlsi_2017_multilevel_variability.xml -------------------------------------------------------------------------------- /gate_controlled_scheme/reliability_framework_experiments/scripts/gate_controlled/run_tvlsi_2017_multilevel_variability.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/gate_controlled_scheme/reliability_framework_experiments/scripts/gate_controlled/run_tvlsi_2017_multilevel_variability.sh -------------------------------------------------------------------------------- /resistive_controlled_scheme/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/aux_netlists/v_controlled_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/aux_netlists/v_controlled_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/arizona_rram_1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/arizona_rram_1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/driver_characterization_simulations.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/driver_characterization_simulations.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/run_nominal_simulations.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/driver_characterization_simulations/run_nominal_simulations.sh -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/evaluate_r_read_skill_expresion.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/evaluate_r_read_skill_expresion.txt -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/montecarlo_simulation_inter_intra_device_variability.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_inter_intra_device/montecarlo_simulation_inter_intra_device_variability.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/evaluate_r_read_skill_expresion.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/evaluate_r_read_skill_expresion.txt -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/montecarlo_simulation_intra_device_variability.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/montecarlo_simulations_intra_device/montecarlo_simulation_intra_device_variability.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/nominal_simulations/arizona_rram_1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/nominal_simulations/arizona_rram_1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/nominal_simulations/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/nominal_simulations/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/nominal_simulations/nominal_simulation.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/nominal_simulations/nominal_simulation.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/nominal_simulations/run_nominal_simulations.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/nominal_simulations/run_nominal_simulations.sh -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/arizona_rram.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/arizona_rram.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/arizona_rram_cells.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/arizona_rram_cells.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_characterization_circuitry/analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_characterization_circuitry/analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_characterization_circuitry/loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_characterization_circuitry/loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_0_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_0_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_0_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_0_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_1_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_1_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_1_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_1_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_2_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_2_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_2_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_2_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_3_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_3_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_3_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_3_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_4_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_4_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_4_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_4_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_5_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_5_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_5_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/clip_range/1t1r_g_idx_5_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_0_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_0_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_0_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_0_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_1_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_1_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_1_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_1_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_2_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_2_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_2_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_2_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_3_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_3_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_3_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_3_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_4_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_4_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_4_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_4_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_5_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_5_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_5_loads_subcircuit.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/ommit/driver_circuitry/full_range/1t1r_g_idx_5_loads_subcircuit.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/arizona_rram_1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/arizona_rram_1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/rram_characterization_simulation.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/rram_characterization_simulations/rram_characterization_simulation.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/.cadence/dfII/viva/viva.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/.cadence/dfII/viva/viva.ini -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/1t1r_g_idx_5_analog_mux.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/1t1r_g_idx_5_analog_mux.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/arizona_rram_1t1r.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/arizona_rram_1t1r.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/aux_subcircuits.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/aux_subcircuits.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/counter.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/counter.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/demux_2b.va: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/demux_2b.va -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/example_loads.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/example_loads.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/export_grf.grf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/export_grf.grf -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/run_system_behavioral_simulations.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/run_system_behavioral_simulations.sh -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/system_behavior.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/system_behavior.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/system_behavioral_simulation.scs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/netlists/system_behavioral_simulations/system_behavioral_simulation.scs -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_0.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_0.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_1.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_1.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_2.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_2.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_3.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_3.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_4.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_4.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_5.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/driver_characterization_1t1r_g_5.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/driver_characterization_results/plot_main_idea.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/driver_characterization_results/plot_main_idea.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_0/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_1/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_2/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_3/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_4/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/mc_1t1r_g_5/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_0/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_1/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_2/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_3/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_4/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/orig/mc_1t1r_g_5/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_0/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_1/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_2/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_3bis/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_4bis/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/clip_range/updated/mc_1t1r_g_5bis/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_0/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_1/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_2/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_3/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_4/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/inter_intra_device_variability/full_range/mc_1t1r_g_5/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_0/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_1/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_2/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_3/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_4/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_data.iter: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_data.iter -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_param: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/mc_results/only_intra_device_variability/full_range/mc_1t1r_g_5/mc_param -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/rram_characterization_results/characterization.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/rram_characterization_results/characterization.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/rram_characterization_results/reset_characterization.data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/rram_characterization_results/reset_characterization.data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/rram_characterization_results/set_characterization.data: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/rram_characterization_results/set_characterization.data -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/raw_data/system_signals.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/raw_data/system_signals.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/scripts_to_plot/plot_modules.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/scripts_to_plot/plot_modules.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/scripts_to_plot/plot_system_results.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/scripts_to_plot/plot_system_results.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/system_behavior.xlsx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/system_behavior.xlsx -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/system_signals_behavior.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/system_signals_behavior.png -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/system_behavior_results/system_signals_behavior.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/system_behavior_results/system_signals_behavior.svg -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/temperature/data_from_spectre_rread_vs_temp.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/temperature/data_from_spectre_rread_vs_temp.csv -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/temperature/plot_temperature.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/temperature/plot_temperature.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/cadence/results/temperature/prepare_rread_temp_2_gnuplot.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/cadence/results/temperature/prepare_rread_temp_2_gnuplot.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_circuitry_generation/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_circuitry_generation/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_circuitry_generation/python_gen_adhoc_analog_mux_demux_r.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_circuitry_generation/python_gen_adhoc_analog_mux_demux_r.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_circuitry_generation/python_gen_analog_mux_demux_r.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_circuitry_generation/python_gen_analog_mux_demux_r.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/driver_characterization_study.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/driver_characterization_study.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/exported_gnuplot/README.md: -------------------------------------------------------------------------------- 1 | # Files to be plotted using gnuplot. 2 | -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/exported_results_nominal/README.md: -------------------------------------------------------------------------------- 1 | # Post-study files. 2 | -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_calibrated_load_conf.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_calibrated_load_conf.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_equidisted_load_conf.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_equidisted_load_conf.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_results.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_results.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_selected_conf.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/plot_nominal_selected_conf.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_driver_characterization_study/remove_spureous_data.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_driver_characterization_study/remove_spureous_data.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/exported_gnuplot/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/exported_gnuplot/README.md -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/exported_results_montecarlo/README.md: -------------------------------------------------------------------------------- 1 | # Post-study files. 2 | -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/montecarlo_load_resistors_study.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/montecarlo_load_resistors_study.py -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/moreland.pal: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/moreland.pal -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/plot_mc_cdf.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/plot_mc_cdf.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_post_mc_study/plot_mc_hist.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_post_mc_study/plot_mc_hist.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_rram_model_study/cf_ddt.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_rram_model_study/cf_ddt.svg -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_rram_model_study/plot_3d_simple.gnuplot: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_rram_model_study/plot_3d_simple.gnuplot -------------------------------------------------------------------------------- /resistive_controlled_scheme/python/python_rram_model_study/rram_study.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fgr1986/rram_multilevel_driver/HEAD/resistive_controlled_scheme/python/python_rram_model_study/rram_study.py --------------------------------------------------------------------------------