├── BuildProcessTemplates ├── DefaultTemplate.11.1.xaml ├── LabDefaultTemplate.11.xaml └── UpgradeTemplate.xaml ├── GroundhogHW_13_2 ├── Groundhog.gise └── Groundhog.xise ├── HWSrc ├── VC709-release │ ├── doc │ │ ├── Create_Clk150_ipcore.pdf │ │ ├── FMC_SATA_connection.JPG │ │ └── GTHSata2Instantiation.pdf │ ├── hba │ │ ├── CRC_32.v │ │ ├── FIFO.v │ │ ├── HBA.v │ │ ├── Link.v │ │ ├── Scrambler.v │ │ ├── SysClkRst.ucf │ │ ├── Transport.v │ │ ├── TransportInFIFO.v │ │ └── XM104SATA.ucf │ └── ipcores │ │ ├── example_design │ │ ├── gth_sata_gt_usrclk_source.v │ │ ├── gth_sata_gtrxreset_seq.v │ │ └── gth_sata_sync_block.v │ │ ├── gth_sata.v │ │ └── gth_sata_gt.v ├── hba │ ├── CRC_32.v │ ├── FIFO.v │ ├── HBA.ucf │ ├── HBA.v │ ├── Link.v │ ├── Scrambler.v │ ├── SpeedNegotiation.v │ ├── Transport.v │ └── TransportInFIFO.v ├── sirc │ ├── XUPV5system.ucf │ ├── ethernet2BlockMem.v │ ├── ethernetController.v │ ├── fifo36Wrapper.v │ ├── iobuf.v │ └── system.v └── tm │ ├── RNG.v │ ├── SinglePortBRAM_VHDL.vhd │ └── TestSATA.v ├── README.md ├── SWSrc ├── cputools.cpp ├── cputools.h ├── eth_SIRC.cpp ├── eth_SIRC.h ├── eth_SIRC.rc ├── include.h ├── main.cpp ├── packet.cpp ├── packet.h ├── resource.h ├── types.h ├── util.cpp └── util.h ├── SW_Example ├── SW_Example.sln └── SW_Example.vcxproj └── precompiledBinaries ├── SW_Example.exe └── system.bit /BuildProcessTemplates/DefaultTemplate.11.1.xaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/BuildProcessTemplates/DefaultTemplate.11.1.xaml -------------------------------------------------------------------------------- /BuildProcessTemplates/LabDefaultTemplate.11.xaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/BuildProcessTemplates/LabDefaultTemplate.11.xaml -------------------------------------------------------------------------------- /BuildProcessTemplates/UpgradeTemplate.xaml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/BuildProcessTemplates/UpgradeTemplate.xaml -------------------------------------------------------------------------------- /GroundhogHW_13_2/Groundhog.gise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/GroundhogHW_13_2/Groundhog.gise -------------------------------------------------------------------------------- /GroundhogHW_13_2/Groundhog.xise: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/GroundhogHW_13_2/Groundhog.xise -------------------------------------------------------------------------------- /HWSrc/VC709-release/doc/Create_Clk150_ipcore.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/doc/Create_Clk150_ipcore.pdf -------------------------------------------------------------------------------- /HWSrc/VC709-release/doc/FMC_SATA_connection.JPG: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/doc/FMC_SATA_connection.JPG -------------------------------------------------------------------------------- /HWSrc/VC709-release/doc/GTHSata2Instantiation.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/doc/GTHSata2Instantiation.pdf -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/CRC_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/CRC_32.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/FIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/FIFO.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/HBA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/HBA.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/Link.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/Link.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/Scrambler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/Scrambler.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/SysClkRst.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/SysClkRst.ucf -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/Transport.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/Transport.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/TransportInFIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/TransportInFIFO.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/hba/XM104SATA.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/hba/XM104SATA.ucf -------------------------------------------------------------------------------- /HWSrc/VC709-release/ipcores/example_design/gth_sata_gt_usrclk_source.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/ipcores/example_design/gth_sata_gt_usrclk_source.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/ipcores/example_design/gth_sata_gtrxreset_seq.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/ipcores/example_design/gth_sata_gtrxreset_seq.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/ipcores/example_design/gth_sata_sync_block.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/ipcores/example_design/gth_sata_sync_block.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/ipcores/gth_sata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/ipcores/gth_sata.v -------------------------------------------------------------------------------- /HWSrc/VC709-release/ipcores/gth_sata_gt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/VC709-release/ipcores/gth_sata_gt.v -------------------------------------------------------------------------------- /HWSrc/hba/CRC_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/CRC_32.v -------------------------------------------------------------------------------- /HWSrc/hba/FIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/FIFO.v -------------------------------------------------------------------------------- /HWSrc/hba/HBA.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/HBA.ucf -------------------------------------------------------------------------------- /HWSrc/hba/HBA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/HBA.v -------------------------------------------------------------------------------- /HWSrc/hba/Link.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/Link.v -------------------------------------------------------------------------------- /HWSrc/hba/Scrambler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/Scrambler.v -------------------------------------------------------------------------------- /HWSrc/hba/SpeedNegotiation.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/SpeedNegotiation.v -------------------------------------------------------------------------------- /HWSrc/hba/Transport.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/Transport.v -------------------------------------------------------------------------------- /HWSrc/hba/TransportInFIFO.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/hba/TransportInFIFO.v -------------------------------------------------------------------------------- /HWSrc/sirc/XUPV5system.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/XUPV5system.ucf -------------------------------------------------------------------------------- /HWSrc/sirc/ethernet2BlockMem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/ethernet2BlockMem.v -------------------------------------------------------------------------------- /HWSrc/sirc/ethernetController.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/ethernetController.v -------------------------------------------------------------------------------- /HWSrc/sirc/fifo36Wrapper.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/fifo36Wrapper.v -------------------------------------------------------------------------------- /HWSrc/sirc/iobuf.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/iobuf.v -------------------------------------------------------------------------------- /HWSrc/sirc/system.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/sirc/system.v -------------------------------------------------------------------------------- /HWSrc/tm/RNG.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/tm/RNG.v -------------------------------------------------------------------------------- /HWSrc/tm/SinglePortBRAM_VHDL.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/tm/SinglePortBRAM_VHDL.vhd -------------------------------------------------------------------------------- /HWSrc/tm/TestSATA.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/HWSrc/tm/TestSATA.v -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/README.md -------------------------------------------------------------------------------- /SWSrc/cputools.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/cputools.cpp -------------------------------------------------------------------------------- /SWSrc/cputools.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/cputools.h -------------------------------------------------------------------------------- /SWSrc/eth_SIRC.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/eth_SIRC.cpp -------------------------------------------------------------------------------- /SWSrc/eth_SIRC.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/eth_SIRC.h -------------------------------------------------------------------------------- /SWSrc/eth_SIRC.rc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/eth_SIRC.rc -------------------------------------------------------------------------------- /SWSrc/include.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/include.h -------------------------------------------------------------------------------- /SWSrc/main.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/main.cpp -------------------------------------------------------------------------------- /SWSrc/packet.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/packet.cpp -------------------------------------------------------------------------------- /SWSrc/packet.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/packet.h -------------------------------------------------------------------------------- /SWSrc/resource.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/resource.h -------------------------------------------------------------------------------- /SWSrc/types.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/types.h -------------------------------------------------------------------------------- /SWSrc/util.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/util.cpp -------------------------------------------------------------------------------- /SWSrc/util.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SWSrc/util.h -------------------------------------------------------------------------------- /SW_Example/SW_Example.sln: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SW_Example/SW_Example.sln -------------------------------------------------------------------------------- /SW_Example/SW_Example.vcxproj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/SW_Example/SW_Example.vcxproj -------------------------------------------------------------------------------- /precompiledBinaries/SW_Example.exe: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/precompiledBinaries/SW_Example.exe -------------------------------------------------------------------------------- /precompiledBinaries/system.bit: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/fpgasystems/groundhog/HEAD/precompiledBinaries/system.bit --------------------------------------------------------------------------------