├── doc ├── 01-581v1.pdf ├── 802.3-2008_section2.pdf ├── 802.3-2008_section3.pdf ├── CL36_PCS_Test_Suite_v2.1.pdf └── US4486739.pdf ├── rtl └── verilog │ ├── clean_rst.v │ ├── decoder_8b10b.v │ ├── encoder_8b10b.v │ ├── ge_1000baseX.v │ ├── ge_1000baseX_an.v │ ├── ge_1000baseX_constants.v │ ├── ge_1000baseX_mdio.v │ ├── ge_1000baseX_regs.v │ ├── ge_1000baseX_rx.v │ ├── ge_1000baseX_sync.v │ ├── ge_1000baseX_test.v │ ├── ge_1000baseX_tx.v │ └── timescale.v └── testbench ├── README ├── data └── 8b10b.dat ├── rtl └── verilog │ ├── clock_gen.v │ ├── decoder_8b_rx_model.v │ ├── encoder_10b_rx_model.v │ ├── encoder_8b10b_threads.v │ ├── encoder_8b_tx_model.v │ ├── ethernet_frame.v │ ├── ethernet_threads.v │ ├── ge_1000baseX_tb.v │ ├── ge_1000baseX_tb_script.v │ ├── ge_1000baseX_utils.v │ ├── gmii_rx_model.v │ ├── gmii_tx_model.v │ ├── interfaces.v │ ├── mdio_serial_model.v │ ├── packet.v │ ├── tb_utils.v │ └── timescale_tb.v ├── scripts ├── compile_ge_1000baseX.sh ├── compile_ge_1000baseX_tb.sh ├── compile_unisims.sh └── sim_ge_1000baseX_tb.sh └── wave.do /doc/01-581v1.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/doc/01-581v1.pdf -------------------------------------------------------------------------------- /doc/802.3-2008_section2.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/doc/802.3-2008_section2.pdf -------------------------------------------------------------------------------- /doc/802.3-2008_section3.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/doc/802.3-2008_section3.pdf -------------------------------------------------------------------------------- /doc/CL36_PCS_Test_Suite_v2.1.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/doc/CL36_PCS_Test_Suite_v2.1.pdf -------------------------------------------------------------------------------- /doc/US4486739.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/doc/US4486739.pdf -------------------------------------------------------------------------------- /rtl/verilog/clean_rst.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/clean_rst.v -------------------------------------------------------------------------------- /rtl/verilog/decoder_8b10b.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/decoder_8b10b.v -------------------------------------------------------------------------------- /rtl/verilog/encoder_8b10b.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/encoder_8b10b.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_an.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_an.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_constants.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_constants.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_mdio.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_mdio.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_regs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_regs.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_rx.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_sync.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_test.v -------------------------------------------------------------------------------- /rtl/verilog/ge_1000baseX_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/ge_1000baseX_tx.v -------------------------------------------------------------------------------- /rtl/verilog/timescale.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/rtl/verilog/timescale.v -------------------------------------------------------------------------------- /testbench/README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/README -------------------------------------------------------------------------------- /testbench/data/8b10b.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/data/8b10b.dat -------------------------------------------------------------------------------- /testbench/rtl/verilog/clock_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/clock_gen.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/decoder_8b_rx_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/decoder_8b_rx_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/encoder_10b_rx_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/encoder_10b_rx_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/encoder_8b10b_threads.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/encoder_8b10b_threads.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/encoder_8b_tx_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/encoder_8b_tx_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/ethernet_frame.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/ethernet_frame.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/ethernet_threads.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/ethernet_threads.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/ge_1000baseX_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/ge_1000baseX_tb.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/ge_1000baseX_tb_script.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/ge_1000baseX_tb_script.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/ge_1000baseX_utils.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/ge_1000baseX_utils.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/gmii_rx_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/gmii_rx_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/gmii_tx_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/gmii_tx_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/interfaces.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/interfaces.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/mdio_serial_model.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/mdio_serial_model.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/packet.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/packet.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/tb_utils.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/rtl/verilog/tb_utils.v -------------------------------------------------------------------------------- /testbench/rtl/verilog/timescale_tb.v: -------------------------------------------------------------------------------- 1 | `timescale 1ns/1ps 2 | 3 | -------------------------------------------------------------------------------- /testbench/scripts/compile_ge_1000baseX.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/scripts/compile_ge_1000baseX.sh -------------------------------------------------------------------------------- /testbench/scripts/compile_ge_1000baseX_tb.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/scripts/compile_ge_1000baseX_tb.sh -------------------------------------------------------------------------------- /testbench/scripts/compile_unisims.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/scripts/compile_unisims.sh -------------------------------------------------------------------------------- /testbench/scripts/sim_ge_1000baseX_tb.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/scripts/sim_ge_1000baseX_tb.sh -------------------------------------------------------------------------------- /testbench/wave.do: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/1000base-x/HEAD/testbench/wave.do --------------------------------------------------------------------------------