├── README.txt ├── doc └── PR200_trm_rev1.6.pdf └── src ├── dma_axi32 ├── README.txt ├── dma_axi32.v ├── dma_axi32_apb_mux.v ├── dma_axi32_ch_reg_params.v ├── dma_axi32_core0.v ├── dma_axi32_core0_arbiter.v ├── dma_axi32_core0_axim_cmd.v ├── dma_axi32_core0_axim_rd.v ├── dma_axi32_core0_axim_rdata.v ├── dma_axi32_core0_axim_resp.v ├── dma_axi32_core0_axim_timeout.v ├── dma_axi32_core0_axim_wdata.v ├── dma_axi32_core0_axim_wr.v ├── dma_axi32_core0_ch.v ├── dma_axi32_core0_ch_calc.v ├── dma_axi32_core0_ch_calc_addr.v ├── dma_axi32_core0_ch_calc_joint.v ├── dma_axi32_core0_ch_calc_size.v ├── dma_axi32_core0_ch_empty.v ├── dma_axi32_core0_ch_fifo.v ├── dma_axi32_core0_ch_fifo_ctrl.v ├── dma_axi32_core0_ch_fifo_ptr.v ├── dma_axi32_core0_ch_offsets.v ├── dma_axi32_core0_ch_outs.v ├── dma_axi32_core0_ch_periph_mux.v ├── dma_axi32_core0_ch_rd_slicer.v ├── dma_axi32_core0_ch_reg.v ├── dma_axi32_core0_ch_reg_size.v ├── dma_axi32_core0_ch_remain.v ├── dma_axi32_core0_ch_wr_slicer.v ├── dma_axi32_core0_channels.v ├── dma_axi32_core0_channels_apb_mux.v ├── dma_axi32_core0_channels_mux.v ├── dma_axi32_core0_ctrl.v ├── dma_axi32_core0_top.v ├── dma_axi32_core0_wdt.v ├── dma_axi32_defines.v ├── dma_axi32_dual_core.v ├── dma_axi32_reg.v ├── dma_axi32_reg_core0.v ├── dma_axi32_reg_params.v ├── filelist.txt ├── prgen_delay.v ├── prgen_demux8.v ├── prgen_fifo.v ├── prgen_joint_stall.v ├── prgen_min2.v ├── prgen_min3.v ├── prgen_mux8.v ├── prgen_or8.v ├── prgen_rawstat.v ├── prgen_scatter8_1.v ├── prgen_stall.v └── prgen_swap_32.v └── dma_axi64 ├── README.txt ├── dma_axi64.v ├── dma_axi64_apb_mux.v ├── dma_axi64_ch_reg_params.v ├── dma_axi64_core0.v ├── dma_axi64_core0_arbiter.v ├── dma_axi64_core0_axim_cmd.v ├── dma_axi64_core0_axim_rd.v ├── dma_axi64_core0_axim_rdata.v ├── dma_axi64_core0_axim_resp.v ├── dma_axi64_core0_axim_timeout.v ├── dma_axi64_core0_axim_wdata.v ├── dma_axi64_core0_axim_wr.v ├── dma_axi64_core0_ch.v ├── dma_axi64_core0_ch_calc.v ├── dma_axi64_core0_ch_calc_addr.v ├── dma_axi64_core0_ch_calc_joint.v ├── dma_axi64_core0_ch_calc_size.v ├── dma_axi64_core0_ch_empty.v ├── dma_axi64_core0_ch_fifo.v ├── dma_axi64_core0_ch_fifo_ctrl.v ├── dma_axi64_core0_ch_fifo_ptr.v ├── dma_axi64_core0_ch_offsets.v ├── dma_axi64_core0_ch_outs.v ├── dma_axi64_core0_ch_periph_mux.v ├── dma_axi64_core0_ch_rd_slicer.v ├── dma_axi64_core0_ch_reg.v ├── dma_axi64_core0_ch_reg_size.v ├── dma_axi64_core0_ch_remain.v ├── dma_axi64_core0_ch_wr_slicer.v ├── dma_axi64_core0_channels.v ├── dma_axi64_core0_channels_apb_mux.v ├── dma_axi64_core0_channels_mux.v ├── dma_axi64_core0_ctrl.v ├── dma_axi64_core0_top.v ├── dma_axi64_core0_wdt.v ├── dma_axi64_defines.v ├── dma_axi64_dual_core.v ├── dma_axi64_reg.v ├── dma_axi64_reg_core0.v ├── dma_axi64_reg_params.v ├── filelist.txt ├── prgen_delay.v ├── prgen_demux8.v ├── prgen_fifo.v ├── prgen_joint_stall.v ├── prgen_min2.v ├── prgen_min3.v ├── prgen_mux8.v ├── prgen_or8.v ├── prgen_rawstat.v ├── prgen_scatter8_1.v ├── prgen_stall.v ├── prgen_swap_32.v └── prgen_swap_64.v /README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/README.txt -------------------------------------------------------------------------------- /doc/PR200_trm_rev1.6.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/doc/PR200_trm_rev1.6.pdf -------------------------------------------------------------------------------- /src/dma_axi32/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/README.txt -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_apb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_apb_mux.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_ch_reg_params.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_ch_reg_params.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_arbiter.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_cmd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_cmd.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_rd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_rd.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_rdata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_rdata.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_resp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_resp.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_timeout.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_timeout.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_wdata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_wdata.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_axim_wr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_axim_wr.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_calc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_calc.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_calc_addr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_calc_addr.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_calc_joint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_calc_joint.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_calc_size.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_calc_size.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_empty.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_empty.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_fifo.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_fifo_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_fifo_ctrl.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_fifo_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_fifo_ptr.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_offsets.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_offsets.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_outs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_outs.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_periph_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_periph_mux.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_rd_slicer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_rd_slicer.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_reg.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_reg_size.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_reg_size.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_remain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_remain.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ch_wr_slicer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ch_wr_slicer.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_channels.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_channels.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_channels_apb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_channels_apb_mux.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_channels_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_channels_mux.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_ctrl.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_top.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_core0_wdt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_core0_wdt.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_defines.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_dual_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_dual_core.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_reg.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_reg_core0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_reg_core0.v -------------------------------------------------------------------------------- /src/dma_axi32/dma_axi32_reg_params.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/dma_axi32_reg_params.v -------------------------------------------------------------------------------- /src/dma_axi32/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/filelist.txt -------------------------------------------------------------------------------- /src/dma_axi32/prgen_delay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_delay.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_demux8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_demux8.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_fifo.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_joint_stall.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_joint_stall.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_min2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_min2.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_min3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_min3.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_mux8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_mux8.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_or8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_or8.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_rawstat.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_rawstat.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_scatter8_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_scatter8_1.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_stall.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_stall.v -------------------------------------------------------------------------------- /src/dma_axi32/prgen_swap_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi32/prgen_swap_32.v -------------------------------------------------------------------------------- /src/dma_axi64/README.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/README.txt -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_apb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_apb_mux.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_ch_reg_params.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_ch_reg_params.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_arbiter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_arbiter.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_cmd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_cmd.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_rd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_rd.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_rdata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_rdata.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_resp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_resp.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_timeout.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_timeout.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_wdata.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_wdata.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_axim_wr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_axim_wr.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_calc.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_calc.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_calc_addr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_calc_addr.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_calc_joint.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_calc_joint.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_calc_size.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_calc_size.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_empty.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_empty.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_fifo.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_fifo_ptr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_fifo_ptr.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_offsets.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_offsets.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_outs.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_outs.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_periph_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_periph_mux.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_rd_slicer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_rd_slicer.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_reg.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_reg_size.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_reg_size.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_remain.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_remain.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ch_wr_slicer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ch_wr_slicer.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_channels.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_channels.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_channels_apb_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_channels_apb_mux.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_channels_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_channels_mux.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_ctrl.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_top.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_core0_wdt.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_core0_wdt.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_defines.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_defines.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_dual_core.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_dual_core.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_reg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_reg.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_reg_core0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_reg_core0.v -------------------------------------------------------------------------------- /src/dma_axi64/dma_axi64_reg_params.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/dma_axi64_reg_params.v -------------------------------------------------------------------------------- /src/dma_axi64/filelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/filelist.txt -------------------------------------------------------------------------------- /src/dma_axi64/prgen_delay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_delay.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_demux8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_demux8.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_fifo.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_joint_stall.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_joint_stall.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_min2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_min2.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_min3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_min3.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_mux8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_mux8.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_or8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_or8.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_rawstat.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_rawstat.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_scatter8_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_scatter8_1.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_stall.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_stall.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_swap_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_swap_32.v -------------------------------------------------------------------------------- /src/dma_axi64/prgen_swap_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/dma_axi/HEAD/src/dma_axi64/prgen_swap_64.v --------------------------------------------------------------------------------