├── doc ├── Video Stream Scaler Specifications.pdf └── src │ ├── Block Diagram.vsd │ └── Video Stream Scaler Specifications.doc ├── rtl └── verilog │ └── scaler.v └── sim └── rtl_sim ├── out ├── output1280x1024to640x512.raw ├── output640x512to1280x1024.raw └── output640x512to640x512.raw ├── scaler.cr.mti ├── scaler_tb.v ├── vsim.wlf └── work ├── _info ├── _temp ├── vlog3i6qcw ├── vlog9xyg7b ├── vlogg3009s └── vloggjv0st ├── _vmake ├── ram@dual@port ├── _primary.dat ├── _primary.dbs ├── _primary.vhd ├── verilog.asm └── verilog.rw ├── ram@fifo ├── _primary.dat ├── _primary.dbs ├── _primary.vhd ├── verilog.asm └── verilog.rw ├── scaler@test ├── _primary.dat ├── _primary.dbs ├── _primary.vhd ├── verilog.asm └── verilog.rw ├── scaler@testbench ├── _primary.dat ├── _primary.dbs ├── _primary.vhd ├── verilog.asm └── verilog.rw └── stream@scaler ├── _primary.dat ├── _primary.dbs ├── _primary.vhd ├── verilog.asm └── verilog.rw /doc/Video Stream Scaler Specifications.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/doc/Video Stream Scaler Specifications.pdf -------------------------------------------------------------------------------- /doc/src/Block Diagram.vsd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/doc/src/Block Diagram.vsd -------------------------------------------------------------------------------- /doc/src/Video Stream Scaler Specifications.doc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/doc/src/Video Stream Scaler Specifications.doc -------------------------------------------------------------------------------- /rtl/verilog/scaler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/rtl/verilog/scaler.v -------------------------------------------------------------------------------- /sim/rtl_sim/out/output1280x1024to640x512.raw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/out/output1280x1024to640x512.raw -------------------------------------------------------------------------------- /sim/rtl_sim/out/output640x512to1280x1024.raw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/out/output640x512to1280x1024.raw -------------------------------------------------------------------------------- /sim/rtl_sim/out/output640x512to640x512.raw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/out/output640x512to640x512.raw -------------------------------------------------------------------------------- /sim/rtl_sim/scaler.cr.mti: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /sim/rtl_sim/scaler_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/scaler_tb.v -------------------------------------------------------------------------------- /sim/rtl_sim/vsim.wlf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/vsim.wlf -------------------------------------------------------------------------------- /sim/rtl_sim/work/_info: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/_info -------------------------------------------------------------------------------- /sim/rtl_sim/work/_temp/vlog3i6qcw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/_temp/vlog3i6qcw -------------------------------------------------------------------------------- /sim/rtl_sim/work/_temp/vlog9xyg7b: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/_temp/vlog9xyg7b -------------------------------------------------------------------------------- /sim/rtl_sim/work/_temp/vlogg3009s: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/_temp/vlogg3009s -------------------------------------------------------------------------------- /sim/rtl_sim/work/_temp/vloggjv0st: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/_temp/vloggjv0st -------------------------------------------------------------------------------- /sim/rtl_sim/work/_vmake: -------------------------------------------------------------------------------- 1 | m255 2 | K3 3 | cModel Technology 4 | -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@dual@port/_primary.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@dual@port/_primary.dat -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@dual@port/_primary.dbs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@dual@port/_primary.dbs -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@dual@port/_primary.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@dual@port/_primary.vhd -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@dual@port/verilog.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@dual@port/verilog.asm -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@dual@port/verilog.rw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@dual@port/verilog.rw -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@fifo/_primary.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@fifo/_primary.dat -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@fifo/_primary.dbs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@fifo/_primary.dbs -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@fifo/_primary.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@fifo/_primary.vhd -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@fifo/verilog.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@fifo/verilog.asm -------------------------------------------------------------------------------- /sim/rtl_sim/work/ram@fifo/verilog.rw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/ram@fifo/verilog.rw -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@test/_primary.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@test/_primary.dat -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@test/_primary.dbs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@test/_primary.dbs -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@test/_primary.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@test/_primary.vhd -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@test/verilog.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@test/verilog.asm -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@test/verilog.rw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@test/verilog.rw -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@testbench/_primary.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@testbench/_primary.dat -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@testbench/_primary.dbs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@testbench/_primary.dbs -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@testbench/_primary.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@testbench/_primary.vhd -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@testbench/verilog.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@testbench/verilog.asm -------------------------------------------------------------------------------- /sim/rtl_sim/work/scaler@testbench/verilog.rw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/scaler@testbench/verilog.rw -------------------------------------------------------------------------------- /sim/rtl_sim/work/stream@scaler/_primary.dat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/stream@scaler/_primary.dat -------------------------------------------------------------------------------- /sim/rtl_sim/work/stream@scaler/_primary.dbs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/stream@scaler/_primary.dbs -------------------------------------------------------------------------------- /sim/rtl_sim/work/stream@scaler/_primary.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/stream@scaler/_primary.vhd -------------------------------------------------------------------------------- /sim/rtl_sim/work/stream@scaler/verilog.asm: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/stream@scaler/verilog.asm -------------------------------------------------------------------------------- /sim/rtl_sim/work/stream@scaler/verilog.rw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/freecores/video_stream_scaler/HEAD/sim/rtl_sim/work/stream@scaler/verilog.rw --------------------------------------------------------------------------------