├── README.md ├── SCCB ├── README.md └── rtl │ ├── OV9650_SXGA_Config.mif │ ├── OV_CAM.v │ ├── OV_CAM_Capture.v │ ├── OV_CAM_Ctrl.v │ └── OV_CAM_SCCB.v ├── general_SPI ├── rtl │ ├── SPI_Master.v │ └── SPI_Slave.v └── tb │ ├── SPI_Master_tb.v │ ├── SPI_loopback.v │ ├── SPI_loopback_tb.v │ ├── SPI_loopback_tb.vcd │ └── makefile └── general_uart ├── README.md ├── rtl ├── rx_clk_gen.v ├── tx_clk_gen.v ├── uart_frame_rx.v └── uart_frame_tx.v └── tb ├── uart_frame_tx_tb.v ├── uart_loop.v ├── uart_loop_tb.v └── uart_loop_tb.vcd /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/README.md -------------------------------------------------------------------------------- /SCCB/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/README.md -------------------------------------------------------------------------------- /SCCB/rtl/OV9650_SXGA_Config.mif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/rtl/OV9650_SXGA_Config.mif -------------------------------------------------------------------------------- /SCCB/rtl/OV_CAM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/rtl/OV_CAM.v -------------------------------------------------------------------------------- /SCCB/rtl/OV_CAM_Capture.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/rtl/OV_CAM_Capture.v -------------------------------------------------------------------------------- /SCCB/rtl/OV_CAM_Ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/rtl/OV_CAM_Ctrl.v -------------------------------------------------------------------------------- /SCCB/rtl/OV_CAM_SCCB.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/SCCB/rtl/OV_CAM_SCCB.v -------------------------------------------------------------------------------- /general_SPI/rtl/SPI_Master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/rtl/SPI_Master.v -------------------------------------------------------------------------------- /general_SPI/rtl/SPI_Slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/rtl/SPI_Slave.v -------------------------------------------------------------------------------- /general_SPI/tb/SPI_Master_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/tb/SPI_Master_tb.v -------------------------------------------------------------------------------- /general_SPI/tb/SPI_loopback.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/tb/SPI_loopback.v -------------------------------------------------------------------------------- /general_SPI/tb/SPI_loopback_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/tb/SPI_loopback_tb.v -------------------------------------------------------------------------------- /general_SPI/tb/SPI_loopback_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/tb/SPI_loopback_tb.vcd -------------------------------------------------------------------------------- /general_SPI/tb/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_SPI/tb/makefile -------------------------------------------------------------------------------- /general_uart/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/README.md -------------------------------------------------------------------------------- /general_uart/rtl/rx_clk_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/rtl/rx_clk_gen.v -------------------------------------------------------------------------------- /general_uart/rtl/tx_clk_gen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/rtl/tx_clk_gen.v -------------------------------------------------------------------------------- /general_uart/rtl/uart_frame_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/rtl/uart_frame_rx.v -------------------------------------------------------------------------------- /general_uart/rtl/uart_frame_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/rtl/uart_frame_tx.v -------------------------------------------------------------------------------- /general_uart/tb/uart_frame_tx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/tb/uart_frame_tx_tb.v -------------------------------------------------------------------------------- /general_uart/tb/uart_loop.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/tb/uart_loop.v -------------------------------------------------------------------------------- /general_uart/tb/uart_loop_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/tb/uart_loop_tb.v -------------------------------------------------------------------------------- /general_uart/tb/uart_loop_tb.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/halftop/Interface-Protocol-in-Verilog/HEAD/general_uart/tb/uart_loop_tb.vcd --------------------------------------------------------------------------------