├── .gitignore ├── LICENSE ├── README.md ├── boards ├── README.md └── basys3 │ ├── constraints │ └── basys3.xdc │ └── hdl │ ├── basys3_top_level.vhd │ └── basys3_top_level_expanded.vhd ├── hdl ├── bus │ ├── README.md │ ├── bus_bridge.vhd │ └── bus_expander.vhd ├── cpu │ ├── README.md │ ├── cpu_constants.vhd │ ├── csr │ │ ├── csr_300_mstatus.vhd │ │ ├── csr_301_misa.vhd │ │ ├── csr_304_mie.vhd │ │ ├── csr_305_mtvec.vhd │ │ ├── csr_340_mscratch.vhd │ │ ├── csr_341_mepc.vhd │ │ ├── csr_342_mcause.vhd │ │ ├── csr_343_mtval.vhd │ │ ├── csr_344_mip.vhd │ │ ├── csr_C00_C80_cycle.vhd │ │ ├── csr_C01_C81_time.vhd │ │ ├── csr_C02_C82_retire.vhd │ │ ├── csr_F11_mvendorid.vhd │ │ ├── csr_F12_marchid.vhd │ │ ├── csr_F13_mimpid.vhd │ │ ├── csr_F14_mhartid.vhd │ │ ├── csr_other.vhd │ │ └── csr_readonly_zero.vhd │ ├── decode │ │ ├── README.md │ │ └── decode_unit.vhd │ ├── exec │ │ ├── README.md │ │ ├── alu.vhd │ │ ├── branch_test.vhd │ │ ├── csr_unit.vhd │ │ ├── data_bus_mux_a.vhd │ │ ├── data_bus_mux_b.vhd │ │ ├── exec_unit.vhd │ │ ├── loadstore_unit.vhd │ │ ├── loadstore_unit_pipelined.vhd │ │ ├── program_counter.vhd │ │ ├── register_file.vhd │ │ ├── result_bus_mux.vhd │ │ ├── shifter.vhd │ │ ├── shifter_pipelined.vhd │ │ └── sign_extender.vhd │ ├── fetch │ │ ├── README.md │ │ └── fetch_unit.vhd │ ├── intex │ │ └── intex_unit.vhd │ └── riscv_cpu.vhd ├── memory │ ├── program_memory.vhd │ ├── program_memory_isa_test.vhd │ ├── program_memory_serial_test.vhd │ ├── program_memory_timer_test.vhd │ ├── ram_memory.vhd │ ├── ram_memory_isa_test.vhd │ ├── ram_memory_serial_test.vhd │ └── ram_memory_timer_test.vhd ├── periph │ ├── README.md │ ├── peripheral_gpio.vhd │ ├── peripheral_millis.vhd │ ├── peripheral_serial.vhd │ └── peripheral_systimer.vhd └── systems │ ├── top_level.vhd │ └── top_level_expanded.vhd ├── jenkins ├── jenkins-assemble-isa_test.sh ├── jenkins-assemble-timer_test.sh ├── jenkins-build-basys3_serial_test.sh ├── jenkins-build-basys3_timer_test.sh ├── jenkins-compile-crt0.sh ├── jenkins-prog-basys3_serial_test.sh ├── jenkins-prog-basys3_timer_test.sh ├── jenkins-sim-isa_test.sh └── jenkins-sim-timer_test.sh ├── sim ├── hdl │ ├── tb_cpu.vhd │ ├── tb_isa_check.vhd │ ├── tb_timer_test.vhd │ └── tb_top_level_expanded.vhd └── scripts │ ├── README.md │ ├── clean.bat │ ├── clean.sh │ ├── isa_check.bat │ ├── isa_check.sh │ ├── isa_check.tcl │ ├── timer_test.sh │ └── timer_test.tcl ├── sw ├── README.md ├── asm │ ├── Makefile │ ├── isa_test.S │ └── linker_script ├── image_to_mem │ ├── image_to_mem.sh │ └── templates │ │ ├── template_program_memory.vhd │ │ └── template_ram_memory.vhd ├── serial_test │ ├── Makefile │ ├── crt0.S │ ├── image │ ├── main.c │ ├── script.ld │ └── serial_test.c └── timer_test │ ├── Makefile │ ├── script.ld │ └── timer_test.S └── util └── add_hdr.sh /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/.gitignore -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/README.md -------------------------------------------------------------------------------- /boards/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/boards/README.md -------------------------------------------------------------------------------- /boards/basys3/constraints/basys3.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/boards/basys3/constraints/basys3.xdc -------------------------------------------------------------------------------- /boards/basys3/hdl/basys3_top_level.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/boards/basys3/hdl/basys3_top_level.vhd -------------------------------------------------------------------------------- /boards/basys3/hdl/basys3_top_level_expanded.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/boards/basys3/hdl/basys3_top_level_expanded.vhd -------------------------------------------------------------------------------- /hdl/bus/README.md: -------------------------------------------------------------------------------- 1 | ## Bus components 2 | 3 | -------------------------------------------------------------------------------- /hdl/bus/bus_bridge.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/bus/bus_bridge.vhd -------------------------------------------------------------------------------- /hdl/bus/bus_expander.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/bus/bus_expander.vhd -------------------------------------------------------------------------------- /hdl/cpu/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/README.md -------------------------------------------------------------------------------- /hdl/cpu/cpu_constants.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/cpu_constants.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_300_mstatus.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_300_mstatus.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_301_misa.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_301_misa.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_304_mie.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_304_mie.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_305_mtvec.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_305_mtvec.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_340_mscratch.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_340_mscratch.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_341_mepc.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_341_mepc.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_342_mcause.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_342_mcause.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_343_mtval.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_343_mtval.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_344_mip.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_344_mip.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_C00_C80_cycle.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_C00_C80_cycle.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_C01_C81_time.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_C01_C81_time.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_C02_C82_retire.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_C02_C82_retire.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_F11_mvendorid.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_F11_mvendorid.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_F12_marchid.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_F12_marchid.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_F13_mimpid.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_F13_mimpid.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_F14_mhartid.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_F14_mhartid.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_other.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_other.vhd -------------------------------------------------------------------------------- /hdl/cpu/csr/csr_readonly_zero.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/csr/csr_readonly_zero.vhd -------------------------------------------------------------------------------- /hdl/cpu/decode/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/decode/README.md -------------------------------------------------------------------------------- /hdl/cpu/decode/decode_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/decode/decode_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/README.md -------------------------------------------------------------------------------- /hdl/cpu/exec/alu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/alu.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/branch_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/branch_test.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/csr_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/csr_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/data_bus_mux_a.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/data_bus_mux_a.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/data_bus_mux_b.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/data_bus_mux_b.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/exec_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/exec_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/loadstore_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/loadstore_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/loadstore_unit_pipelined.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/loadstore_unit_pipelined.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/program_counter.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/program_counter.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/register_file.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/register_file.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/result_bus_mux.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/result_bus_mux.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/shifter.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/shifter.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/shifter_pipelined.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/shifter_pipelined.vhd -------------------------------------------------------------------------------- /hdl/cpu/exec/sign_extender.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/exec/sign_extender.vhd -------------------------------------------------------------------------------- /hdl/cpu/fetch/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/fetch/README.md -------------------------------------------------------------------------------- /hdl/cpu/fetch/fetch_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/fetch/fetch_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/intex/intex_unit.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/intex/intex_unit.vhd -------------------------------------------------------------------------------- /hdl/cpu/riscv_cpu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/cpu/riscv_cpu.vhd -------------------------------------------------------------------------------- /hdl/memory/program_memory.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/program_memory.vhd -------------------------------------------------------------------------------- /hdl/memory/program_memory_isa_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/program_memory_isa_test.vhd -------------------------------------------------------------------------------- /hdl/memory/program_memory_serial_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/program_memory_serial_test.vhd -------------------------------------------------------------------------------- /hdl/memory/program_memory_timer_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/program_memory_timer_test.vhd -------------------------------------------------------------------------------- /hdl/memory/ram_memory.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/ram_memory.vhd -------------------------------------------------------------------------------- /hdl/memory/ram_memory_isa_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/ram_memory_isa_test.vhd -------------------------------------------------------------------------------- /hdl/memory/ram_memory_serial_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/ram_memory_serial_test.vhd -------------------------------------------------------------------------------- /hdl/memory/ram_memory_timer_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/memory/ram_memory_timer_test.vhd -------------------------------------------------------------------------------- /hdl/periph/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/periph/README.md -------------------------------------------------------------------------------- /hdl/periph/peripheral_gpio.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/periph/peripheral_gpio.vhd -------------------------------------------------------------------------------- /hdl/periph/peripheral_millis.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/periph/peripheral_millis.vhd -------------------------------------------------------------------------------- /hdl/periph/peripheral_serial.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/periph/peripheral_serial.vhd -------------------------------------------------------------------------------- /hdl/periph/peripheral_systimer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/periph/peripheral_systimer.vhd -------------------------------------------------------------------------------- /hdl/systems/top_level.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/systems/top_level.vhd -------------------------------------------------------------------------------- /hdl/systems/top_level_expanded.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/hdl/systems/top_level_expanded.vhd -------------------------------------------------------------------------------- /jenkins/jenkins-assemble-isa_test.sh: -------------------------------------------------------------------------------- 1 | cd sw/asm 2 | make 3 | exit $? 4 | -------------------------------------------------------------------------------- /jenkins/jenkins-assemble-timer_test.sh: -------------------------------------------------------------------------------- 1 | cd sw/timer_test 2 | make 3 | exit $? 4 | -------------------------------------------------------------------------------- /jenkins/jenkins-build-basys3_serial_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-build-basys3_serial_test.sh -------------------------------------------------------------------------------- /jenkins/jenkins-build-basys3_timer_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-build-basys3_timer_test.sh -------------------------------------------------------------------------------- /jenkins/jenkins-compile-crt0.sh: -------------------------------------------------------------------------------- 1 | cd sw/asm 2 | make 3 | exit $? 4 | -------------------------------------------------------------------------------- /jenkins/jenkins-prog-basys3_serial_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-prog-basys3_serial_test.sh -------------------------------------------------------------------------------- /jenkins/jenkins-prog-basys3_timer_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-prog-basys3_timer_test.sh -------------------------------------------------------------------------------- /jenkins/jenkins-sim-isa_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-sim-isa_test.sh -------------------------------------------------------------------------------- /jenkins/jenkins-sim-timer_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/jenkins/jenkins-sim-timer_test.sh -------------------------------------------------------------------------------- /sim/hdl/tb_cpu.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/hdl/tb_cpu.vhd -------------------------------------------------------------------------------- /sim/hdl/tb_isa_check.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/hdl/tb_isa_check.vhd -------------------------------------------------------------------------------- /sim/hdl/tb_timer_test.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/hdl/tb_timer_test.vhd -------------------------------------------------------------------------------- /sim/hdl/tb_top_level_expanded.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/hdl/tb_top_level_expanded.vhd -------------------------------------------------------------------------------- /sim/scripts/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/README.md -------------------------------------------------------------------------------- /sim/scripts/clean.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/clean.bat -------------------------------------------------------------------------------- /sim/scripts/clean.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/clean.sh -------------------------------------------------------------------------------- /sim/scripts/isa_check.bat: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/isa_check.bat -------------------------------------------------------------------------------- /sim/scripts/isa_check.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/isa_check.sh -------------------------------------------------------------------------------- /sim/scripts/isa_check.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/isa_check.tcl -------------------------------------------------------------------------------- /sim/scripts/timer_test.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/timer_test.sh -------------------------------------------------------------------------------- /sim/scripts/timer_test.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sim/scripts/timer_test.tcl -------------------------------------------------------------------------------- /sw/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/README.md -------------------------------------------------------------------------------- /sw/asm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/asm/Makefile -------------------------------------------------------------------------------- /sw/asm/isa_test.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/asm/isa_test.S -------------------------------------------------------------------------------- /sw/asm/linker_script: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/asm/linker_script -------------------------------------------------------------------------------- /sw/image_to_mem/image_to_mem.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/image_to_mem/image_to_mem.sh -------------------------------------------------------------------------------- /sw/image_to_mem/templates/template_program_memory.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/image_to_mem/templates/template_program_memory.vhd -------------------------------------------------------------------------------- /sw/image_to_mem/templates/template_ram_memory.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/image_to_mem/templates/template_ram_memory.vhd -------------------------------------------------------------------------------- /sw/serial_test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/Makefile -------------------------------------------------------------------------------- /sw/serial_test/crt0.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/crt0.S -------------------------------------------------------------------------------- /sw/serial_test/image: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/image -------------------------------------------------------------------------------- /sw/serial_test/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/main.c -------------------------------------------------------------------------------- /sw/serial_test/script.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/script.ld -------------------------------------------------------------------------------- /sw/serial_test/serial_test.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/serial_test/serial_test.c -------------------------------------------------------------------------------- /sw/timer_test/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/timer_test/Makefile -------------------------------------------------------------------------------- /sw/timer_test/script.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/timer_test/script.ld -------------------------------------------------------------------------------- /sw/timer_test/timer_test.S: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/sw/timer_test/timer_test.S -------------------------------------------------------------------------------- /util/add_hdr.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hamsternz/simple-riscv/HEAD/util/add_hdr.sh --------------------------------------------------------------------------------