├── .github └── ISSUE_TEMPLATE │ └── ---------.md ├── .gitignore ├── 1-单周期、多周期和流水线处理器.md ├── 2-浅析计组课设中制作的CPU.md ├── 3-什么是五级流水、数据前推、流水线暂停.md ├── 4-一个静态五级流水MIPS的最基本架构.md ├── 5-第一条指令 ORI 的实现.md ├── 6-流水线冲突.md ├── 7-数据相关的解决办法介绍.md ├── 8-ORI 的数据相关.md ├── 9-1-ORI 指令数据相关的解决办法 1 - 数据前推.md ├── 9-2-ORI 指令数据相关的解决办法 2 - 流水线暂停.md ├── LICENSE ├── README.md ├── chapter09_指令流水线.ppt └── pic ├── 1 └── 1.jpg ├── 2 └── 1.jpg ├── 3 └── 1.png ├── 4 └── 1.jpg ├── 5 ├── 1.jpg ├── 10.jpg ├── 11.jpg ├── 12.jpg ├── 13.jpg ├── 14.jpg ├── 15.jpg ├── 16.jpg ├── 17.jpg ├── 2.jpg ├── 3.jpg ├── 4.jpg ├── 5.jpg ├── 6.jpg ├── 7.jpg ├── 8.jpg └── 9.jpg ├── 6 └── 1.jpg ├── 7 ├── 1.jpg └── 2.jpg ├── 8 └── 1.jpg └── 9 ├── 1.jpg ├── 2.jpg ├── 3.jpg ├── 4.jpg ├── 5.jpg ├── 6.jpg └── 7.jpg /.github/ISSUE_TEMPLATE/---------.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/.github/ISSUE_TEMPLATE/---------.md -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | *.pdf 2 | *.zip -------------------------------------------------------------------------------- /1-单周期、多周期和流水线处理器.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/1-单周期、多周期和流水线处理器.md -------------------------------------------------------------------------------- /2-浅析计组课设中制作的CPU.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/2-浅析计组课设中制作的CPU.md -------------------------------------------------------------------------------- /3-什么是五级流水、数据前推、流水线暂停.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/3-什么是五级流水、数据前推、流水线暂停.md -------------------------------------------------------------------------------- /4-一个静态五级流水MIPS的最基本架构.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/4-一个静态五级流水MIPS的最基本架构.md -------------------------------------------------------------------------------- /5-第一条指令 ORI 的实现.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/5-第一条指令 ORI 的实现.md -------------------------------------------------------------------------------- /6-流水线冲突.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/6-流水线冲突.md -------------------------------------------------------------------------------- /7-数据相关的解决办法介绍.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/7-数据相关的解决办法介绍.md -------------------------------------------------------------------------------- /8-ORI 的数据相关.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/8-ORI 的数据相关.md -------------------------------------------------------------------------------- /9-1-ORI 指令数据相关的解决办法 1 - 数据前推.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/9-1-ORI 指令数据相关的解决办法 1 - 数据前推.md -------------------------------------------------------------------------------- /9-2-ORI 指令数据相关的解决办法 2 - 流水线暂停.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/9-2-ORI 指令数据相关的解决办法 2 - 流水线暂停.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/README.md -------------------------------------------------------------------------------- /chapter09_指令流水线.ppt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/chapter09_指令流水线.ppt -------------------------------------------------------------------------------- /pic/1/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/1/1.jpg -------------------------------------------------------------------------------- /pic/2/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/2/1.jpg -------------------------------------------------------------------------------- /pic/3/1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/3/1.png -------------------------------------------------------------------------------- /pic/4/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/4/1.jpg -------------------------------------------------------------------------------- /pic/5/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/1.jpg -------------------------------------------------------------------------------- /pic/5/10.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/10.jpg -------------------------------------------------------------------------------- /pic/5/11.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/11.jpg -------------------------------------------------------------------------------- /pic/5/12.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/12.jpg -------------------------------------------------------------------------------- /pic/5/13.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/13.jpg -------------------------------------------------------------------------------- /pic/5/14.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/14.jpg -------------------------------------------------------------------------------- /pic/5/15.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/15.jpg -------------------------------------------------------------------------------- /pic/5/16.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/16.jpg -------------------------------------------------------------------------------- /pic/5/17.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/17.jpg -------------------------------------------------------------------------------- /pic/5/2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/2.jpg -------------------------------------------------------------------------------- /pic/5/3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/3.jpg -------------------------------------------------------------------------------- /pic/5/4.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/4.jpg -------------------------------------------------------------------------------- /pic/5/5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/5.jpg -------------------------------------------------------------------------------- /pic/5/6.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/6.jpg -------------------------------------------------------------------------------- /pic/5/7.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/7.jpg -------------------------------------------------------------------------------- /pic/5/8.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/8.jpg -------------------------------------------------------------------------------- /pic/5/9.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/5/9.jpg -------------------------------------------------------------------------------- /pic/6/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/6/1.jpg -------------------------------------------------------------------------------- /pic/7/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/7/1.jpg -------------------------------------------------------------------------------- /pic/7/2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/7/2.jpg -------------------------------------------------------------------------------- /pic/8/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/8/1.jpg -------------------------------------------------------------------------------- /pic/9/1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/1.jpg -------------------------------------------------------------------------------- /pic/9/2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/2.jpg -------------------------------------------------------------------------------- /pic/9/3.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/3.jpg -------------------------------------------------------------------------------- /pic/9/4.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/4.jpg -------------------------------------------------------------------------------- /pic/9/5.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/5.jpg -------------------------------------------------------------------------------- /pic/9/6.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/6.jpg -------------------------------------------------------------------------------- /pic/9/7.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hitwh-nscscc/simple-5stage-pipeline-MIPS-imple/HEAD/pic/9/7.jpg --------------------------------------------------------------------------------