├── ML_model ├── infer │ ├── __pycache__ │ │ ├── infer_tns.cpython-39.pyc │ │ └── preprocess.cpython-39.pyc │ ├── infer.py │ └── preprocess.py ├── saved_data │ ├── feat_all_lst.pkl │ └── label_lst.pkl ├── saved_model │ ├── rfr_model.pkl │ ├── xgboost_Area_model.pkl │ ├── xgboost_Power_model.pkl │ ├── xgboost_TNS_model.pkl │ └── xgboost_WNS_model.pkl └── train │ ├── __pycache__ │ └── preprocess.cpython-39.pyc │ ├── preprocess.py │ └── train.py ├── README.md ├── example ├── ast │ ├── TinyRocket_ast.pkl │ └── TinyRocket_ast_node_dict.pkl ├── feature │ ├── TinyRocket_sog_vec_area.json │ ├── TinyRocket_sog_vec_module_pwr.json │ ├── TinyRocket_sog_vec_pwr.json │ └── TinyRocket_sog_vec_timing.json ├── label │ └── TinyRocket.json ├── module │ ├── TinyRocket │ │ ├── ALU_sog.pkl │ │ ├── ALU_sog_node_dict.pk │ │ ├── BreakpointUnit_sog.pkl │ │ ├── BreakpointUnit_sog_node_dict.pk │ │ ├── CSRFile_sog.pkl │ │ ├── CSRFile_sog_node_dict.pk │ │ ├── IBuf_sog.pkl │ │ ├── IBuf_sog_node_dict.pk │ │ ├── MulDiv_sog.pkl │ │ ├── MulDiv_sog_node_dict.pk │ │ ├── PlusArgTimeout_sog.pkl │ │ ├── PlusArgTimeout_sog_node_dict.pk │ │ ├── TinyRocket_rest_sog.pkl │ │ └── TinyRocket_rest_sog_node_dict.pk │ └── TinyRocket_init_tr │ │ ├── ALU_sog_node_dict_tr.pkl │ │ ├── BreakpointUnit_sog_node_dict_tr.pkl │ │ ├── CSRFile_sog_node_dict_tr.pkl │ │ ├── IBuf_sog_node_dict_tr.pkl │ │ ├── MulDiv_sog_node_dict_tr.pkl │ │ ├── PlusArgTimeout_sog_node_dict_tr.pkl │ │ └── TinyRocket_rest_sog_node_dict_tr.pkl ├── power_dag │ ├── ALU_sog_node_dict_propagated.pkl │ ├── BreakpointUnit_sog_node_dict_propagated.pkl │ ├── CSRFile_sog_node_dict_propagated.pkl │ ├── IBuf_sog_node_dict_propagated.pkl │ ├── MulDiv_sog_node_dict_propagated.pkl │ ├── PlusArgTimeout_sog_node_dict_propagated.pkl │ └── TinyRocket_rest_sog_node_dict_propagated.pkl ├── sog │ ├── TinyRocket_sog.pkl │ └── TinyRocket_sog_node_dict.pkl ├── timing_dag │ ├── TinyRocket_sog.pkl │ ├── TinyRocket_sog_node_dict.pkl │ └── TinyRocket_sog_node_dict_init.pkl └── verilog │ ├── TinyRocket │ ├── chipyard.TestHarness.TinyRocketConfig.top.v │ └── plusarg_reader.v │ ├── TinyRocket_ast.v │ ├── TinyRocket_sog.v │ ├── design_hier.json │ └── toggle_rate │ ├── TinyRocket_tc_avr.json │ ├── TinyRocket_tc_avr_all.json │ ├── TinyRocket_tc_sum.json │ └── TinyRocket_tc_sum_all.json ├── feature_extract ├── area │ ├── DG.py │ ├── __pycache__ │ │ ├── DG.cpython-39.pyc │ │ ├── graph_stat.cpython-39.pyc │ │ └── logicGraph.cpython-39.pyc │ ├── feature_extra_graph_stat.py │ ├── graph_stat.py │ └── logicGraph.py ├── power │ ├── DG.py │ ├── feature_extra_graph_pwr.py │ ├── feature_extra_module_pwr.py │ ├── graph_stat.py │ └── logicGraph.py └── timing │ ├── DG.py │ ├── __pycache__ │ ├── DG.cpython-39.pyc │ ├── graph_stat.cpython-39.pyc │ ├── logicGraph.cpython-39.pyc │ └── train_path_rfr.cpython-39.pyc │ ├── feature_extra_graph_STA.py │ ├── graph_stat.py │ ├── logicGraph.py │ ├── pred_slack_calibration.py │ ├── pred_slack_lst │ └── TinyRocket_rf.json │ └── train_path_rfr.py ├── preproc ├── power │ ├── DG.py │ ├── __pycache__ │ │ ├── DG.cpython-39.pyc │ │ ├── graph_stat.cpython-39.pyc │ │ └── logicGraph.cpython-39.pyc │ ├── design_hier.json │ ├── graph_stat.py │ ├── logicGraph.py │ └── tr_propagate.py └── timing │ ├── DG.py │ ├── __pycache__ │ ├── DG.cpython-39.pyc │ ├── graph_stat.cpython-39.pyc │ └── logicGraph.cpython-39.pyc │ ├── delay_propagation.py │ ├── graph_stat.py │ └── logicGraph.py ├── pyverilog ├── Makefile ├── VERSION ├── __init__.py ├── __pycache__ │ ├── __init__.cpython-38.pyc │ └── __init__.cpython-39.pyc ├── ast_code_generator │ ├── Makefile │ ├── __init__.py │ ├── codegen.py │ ├── list_ast.txt │ ├── template │ │ ├── __init__.py │ │ ├── always.txt │ │ ├── and.txt │ │ ├── assign.txt │ │ ├── block.txt │ │ ├── blockingsubstitution.txt │ │ ├── case.txt │ │ ├── casestatement.txt │ │ ├── casexstatement.txt │ │ ├── concat.txt │ │ ├── cond.txt │ │ ├── constant.txt │ │ ├── decl.txt │ │ ├── delaystatement.txt │ │ ├── description.txt │ │ ├── disable.txt │ │ ├── divide.txt │ │ ├── eq.txt │ │ ├── eql.txt │ │ ├── eventstatement.txt │ │ ├── floatconst.txt │ │ ├── foreverstatement.txt │ │ ├── forstatement.txt │ │ ├── function.txt │ │ ├── functioncall.txt │ │ ├── generatestatement.txt │ │ ├── genvar.txt │ │ ├── greatereq.txt │ │ ├── greaterthan.txt │ │ ├── identifier.txt │ │ ├── identifierscope.txt │ │ ├── identifierscopelabel.txt │ │ ├── ifstatement.txt │ │ ├── initial.txt │ │ ├── inout.txt │ │ ├── input.txt │ │ ├── instance.txt │ │ ├── instancelist.txt │ │ ├── intconst.txt │ │ ├── integer.txt │ │ ├── ioport.txt │ │ ├── land.txt │ │ ├── lconcat.txt │ │ ├── length.txt │ │ ├── lesseq.txt │ │ ├── lessthan.txt │ │ ├── localparam.txt │ │ ├── lor.txt │ │ ├── lvalue.txt │ │ ├── minus.txt │ │ ├── mod.txt │ │ ├── moduledef.txt │ │ ├── nonblockingsubstitution.txt │ │ ├── noteq.txt │ │ ├── noteql.txt │ │ ├── operator.txt │ │ ├── or.txt │ │ ├── output.txt │ │ ├── parallelblock.txt │ │ ├── paramarg.txt │ │ ├── parameter.txt │ │ ├── paramlist.txt │ │ ├── partselect.txt │ │ ├── plus.txt │ │ ├── pointer.txt │ │ ├── port.txt │ │ ├── portarg.txt │ │ ├── portlist.txt │ │ ├── power.txt │ │ ├── pragma.txt │ │ ├── pragmaentry.txt │ │ ├── real.txt │ │ ├── reg.txt │ │ ├── repeat.txt │ │ ├── rvalue.txt │ │ ├── sens.txt │ │ ├── senslist.txt │ │ ├── singlestatement.txt │ │ ├── sla.txt │ │ ├── sll.txt │ │ ├── source.txt │ │ ├── sra.txt │ │ ├── srl.txt │ │ ├── stringconst.txt │ │ ├── substitution.txt │ │ ├── systemcall.txt │ │ ├── task.txt │ │ ├── times.txt │ │ ├── tri.txt │ │ ├── uand.txt │ │ ├── ulnot.txt │ │ ├── uminus.txt │ │ ├── unand.txt │ │ ├── unaryoperator.txt │ │ ├── unor.txt │ │ ├── unot.txt │ │ ├── uor.txt │ │ ├── uplus.txt │ │ ├── uxnor.txt │ │ ├── uxor.txt │ │ ├── value.txt │ │ ├── variable.txt │ │ ├── waitstatement.txt │ │ ├── whilestatement.txt │ │ ├── width.txt │ │ ├── wire.txt │ │ ├── xnor.txt │ │ └── xor.txt │ └── touch.py ├── controlflow │ ├── Makefile │ ├── __init__.py │ ├── active_analyzer.py │ ├── active_range.py │ ├── controlflow_analyzer.py │ ├── splitter.py │ └── transition.py ├── dataflow │ ├── Makefile │ ├── __init__.py │ ├── __pycache__ │ │ ├── __init__.cpython-39.pyc │ │ ├── bindvisitor.cpython-39.pyc │ │ ├── dataflow.cpython-39.pyc │ │ ├── dataflow_analyzer.cpython-39.pyc │ │ ├── graphgen.cpython-39.pyc │ │ ├── merge.cpython-39.pyc │ │ ├── modulevisitor.cpython-39.pyc │ │ ├── optimizer.cpython-39.pyc │ │ ├── reorder.cpython-39.pyc │ │ ├── replace.cpython-39.pyc │ │ ├── signalvisitor.cpython-39.pyc │ │ ├── visit.cpython-39.pyc │ │ └── walker.cpython-39.pyc │ ├── bindvisitor.py │ ├── dataflow.py │ ├── dataflow_analyzer.py │ ├── dataflow_codegen.py │ ├── graphgen.py │ ├── merge.py │ ├── modulevisitor.py │ ├── optimizer.py │ ├── reorder.py │ ├── replace.py │ ├── signalvisitor.py │ ├── subset.py │ ├── visit.py │ └── walker.py ├── utils │ ├── Makefile │ ├── __init__.py │ ├── __pycache__ │ │ ├── __init__.cpython-39.pyc │ │ ├── op2mark.cpython-39.pyc │ │ ├── scope.cpython-39.pyc │ │ ├── signaltype.cpython-39.pyc │ │ ├── util.cpython-39.pyc │ │ └── verror.cpython-39.pyc │ ├── identifierreplace.py │ ├── identifiervisitor.py │ ├── inference.py │ ├── op2mark.py │ ├── scope.py │ ├── signaltype.py │ ├── util.py │ └── verror.py └── vparser │ ├── Makefile │ ├── __init__.py │ ├── __pycache__ │ ├── __init__.cpython-38.pyc │ ├── __init__.cpython-39.pyc │ ├── ast.cpython-38.pyc │ ├── ast.cpython-39.pyc │ ├── lex.cpython-38.pyc │ ├── lexer.cpython-38.pyc │ ├── lexer.cpython-39.pyc │ ├── parser.cpython-38.pyc │ ├── parser.cpython-39.pyc │ ├── preprocessor.cpython-38.pyc │ ├── preprocessor.cpython-39.pyc │ └── yacc.cpython-38.pyc │ ├── ast.py │ ├── ast.py.bak │ ├── lexer.py │ ├── parser.py │ └── preprocessor.py ├── std_PPA.json ├── vlg2ir ├── AST_analyzer.py ├── DG.py ├── __pycache__ │ ├── AST_analyzer.cpython-39.pyc │ └── DG.cpython-39.pyc ├── analyze.py ├── auto_run.py ├── graph_stat.py ├── logicGraph.py ├── parser.out └── parsetab.py └── ys_script ├── clean_vlg.py ├── run_TinyRocket_ast.ys └── run_TinyRocket_sog.ys /ML_model/infer/__pycache__/infer_tns.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/infer/__pycache__/infer_tns.cpython-39.pyc -------------------------------------------------------------------------------- /ML_model/infer/__pycache__/preprocess.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/infer/__pycache__/preprocess.cpython-39.pyc -------------------------------------------------------------------------------- /ML_model/infer/infer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/infer/infer.py -------------------------------------------------------------------------------- /ML_model/infer/preprocess.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/infer/preprocess.py -------------------------------------------------------------------------------- /ML_model/saved_data/feat_all_lst.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_data/feat_all_lst.pkl -------------------------------------------------------------------------------- /ML_model/saved_data/label_lst.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_data/label_lst.pkl -------------------------------------------------------------------------------- /ML_model/saved_model/rfr_model.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_model/rfr_model.pkl -------------------------------------------------------------------------------- /ML_model/saved_model/xgboost_Area_model.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_model/xgboost_Area_model.pkl -------------------------------------------------------------------------------- /ML_model/saved_model/xgboost_Power_model.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_model/xgboost_Power_model.pkl -------------------------------------------------------------------------------- /ML_model/saved_model/xgboost_TNS_model.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_model/xgboost_TNS_model.pkl -------------------------------------------------------------------------------- /ML_model/saved_model/xgboost_WNS_model.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/saved_model/xgboost_WNS_model.pkl -------------------------------------------------------------------------------- /ML_model/train/__pycache__/preprocess.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/train/__pycache__/preprocess.cpython-39.pyc -------------------------------------------------------------------------------- /ML_model/train/preprocess.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/train/preprocess.py -------------------------------------------------------------------------------- /ML_model/train/train.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ML_model/train/train.py -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/README.md -------------------------------------------------------------------------------- /example/ast/TinyRocket_ast.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/ast/TinyRocket_ast.pkl -------------------------------------------------------------------------------- /example/ast/TinyRocket_ast_node_dict.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/ast/TinyRocket_ast_node_dict.pkl -------------------------------------------------------------------------------- /example/feature/TinyRocket_sog_vec_area.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/feature/TinyRocket_sog_vec_area.json -------------------------------------------------------------------------------- /example/feature/TinyRocket_sog_vec_module_pwr.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/feature/TinyRocket_sog_vec_module_pwr.json -------------------------------------------------------------------------------- /example/feature/TinyRocket_sog_vec_pwr.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/feature/TinyRocket_sog_vec_pwr.json -------------------------------------------------------------------------------- /example/feature/TinyRocket_sog_vec_timing.json: -------------------------------------------------------------------------------- 1 | [-1.3523938476190471, -435.07258036616486] -------------------------------------------------------------------------------- /example/label/TinyRocket.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/label/TinyRocket.json -------------------------------------------------------------------------------- /example/module/TinyRocket/ALU_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/ALU_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/ALU_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/ALU_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/BreakpointUnit_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/BreakpointUnit_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/BreakpointUnit_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/BreakpointUnit_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/CSRFile_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/CSRFile_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/CSRFile_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/CSRFile_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/IBuf_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/IBuf_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/IBuf_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/IBuf_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/MulDiv_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/MulDiv_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/MulDiv_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/MulDiv_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/PlusArgTimeout_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/PlusArgTimeout_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/PlusArgTimeout_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/PlusArgTimeout_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket/TinyRocket_rest_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/TinyRocket_rest_sog.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket/TinyRocket_rest_sog_node_dict.pk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket/TinyRocket_rest_sog_node_dict.pk -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/ALU_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/ALU_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/BreakpointUnit_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/BreakpointUnit_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/CSRFile_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/CSRFile_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/IBuf_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/IBuf_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/MulDiv_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/MulDiv_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/PlusArgTimeout_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/PlusArgTimeout_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/module/TinyRocket_init_tr/TinyRocket_rest_sog_node_dict_tr.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/module/TinyRocket_init_tr/TinyRocket_rest_sog_node_dict_tr.pkl -------------------------------------------------------------------------------- /example/power_dag/ALU_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/ALU_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/BreakpointUnit_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/BreakpointUnit_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/CSRFile_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/CSRFile_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/IBuf_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/IBuf_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/MulDiv_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/MulDiv_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/PlusArgTimeout_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/PlusArgTimeout_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/power_dag/TinyRocket_rest_sog_node_dict_propagated.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/power_dag/TinyRocket_rest_sog_node_dict_propagated.pkl -------------------------------------------------------------------------------- /example/sog/TinyRocket_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/sog/TinyRocket_sog.pkl -------------------------------------------------------------------------------- /example/sog/TinyRocket_sog_node_dict.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/sog/TinyRocket_sog_node_dict.pkl -------------------------------------------------------------------------------- /example/timing_dag/TinyRocket_sog.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/timing_dag/TinyRocket_sog.pkl -------------------------------------------------------------------------------- /example/timing_dag/TinyRocket_sog_node_dict.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/timing_dag/TinyRocket_sog_node_dict.pkl -------------------------------------------------------------------------------- /example/timing_dag/TinyRocket_sog_node_dict_init.pkl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/timing_dag/TinyRocket_sog_node_dict_init.pkl -------------------------------------------------------------------------------- /example/verilog/TinyRocket/chipyard.TestHarness.TinyRocketConfig.top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/verilog/TinyRocket/chipyard.TestHarness.TinyRocketConfig.top.v -------------------------------------------------------------------------------- /example/verilog/TinyRocket/plusarg_reader.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/verilog/TinyRocket/plusarg_reader.v -------------------------------------------------------------------------------- /example/verilog/TinyRocket_ast.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/verilog/TinyRocket_ast.v -------------------------------------------------------------------------------- /example/verilog/TinyRocket_sog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/verilog/TinyRocket_sog.v -------------------------------------------------------------------------------- /example/verilog/design_hier.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/example/verilog/design_hier.json -------------------------------------------------------------------------------- /example/verilog/toggle_rate/TinyRocket_tc_avr.json: -------------------------------------------------------------------------------- 1 | 0.025907653989555655 -------------------------------------------------------------------------------- /example/verilog/toggle_rate/TinyRocket_tc_avr_all.json: -------------------------------------------------------------------------------- 1 | 0.1280565757449413 -------------------------------------------------------------------------------- /example/verilog/toggle_rate/TinyRocket_tc_sum.json: -------------------------------------------------------------------------------- 1 | 66.11633298134603 -------------------------------------------------------------------------------- /example/verilog/toggle_rate/TinyRocket_tc_sum_all.json: -------------------------------------------------------------------------------- 1 | 4277.601856184019 -------------------------------------------------------------------------------- /feature_extract/area/DG.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/DG.py -------------------------------------------------------------------------------- /feature_extract/area/__pycache__/DG.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/area/__pycache__/DG.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/area/__pycache__/graph_stat.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/area/__pycache__/graph_stat.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/area/__pycache__/logicGraph.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/area/__pycache__/logicGraph.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/area/feature_extra_graph_stat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/area/feature_extra_graph_stat.py -------------------------------------------------------------------------------- /feature_extract/area/graph_stat.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /feature_extract/area/logicGraph.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /feature_extract/power/DG.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/DG.py -------------------------------------------------------------------------------- /feature_extract/power/feature_extra_graph_pwr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/power/feature_extra_graph_pwr.py -------------------------------------------------------------------------------- /feature_extract/power/feature_extra_module_pwr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/power/feature_extra_module_pwr.py -------------------------------------------------------------------------------- /feature_extract/power/graph_stat.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /feature_extract/power/logicGraph.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /feature_extract/timing/DG.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/DG.py -------------------------------------------------------------------------------- /feature_extract/timing/__pycache__/DG.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/__pycache__/DG.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/timing/__pycache__/graph_stat.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/__pycache__/graph_stat.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/timing/__pycache__/logicGraph.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/__pycache__/logicGraph.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/timing/__pycache__/train_path_rfr.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/__pycache__/train_path_rfr.cpython-39.pyc -------------------------------------------------------------------------------- /feature_extract/timing/feature_extra_graph_STA.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/feature_extra_graph_STA.py -------------------------------------------------------------------------------- /feature_extract/timing/graph_stat.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /feature_extract/timing/logicGraph.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /feature_extract/timing/pred_slack_calibration.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/pred_slack_calibration.py -------------------------------------------------------------------------------- /feature_extract/timing/pred_slack_lst/TinyRocket_rf.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/pred_slack_lst/TinyRocket_rf.json -------------------------------------------------------------------------------- /feature_extract/timing/train_path_rfr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/feature_extract/timing/train_path_rfr.py -------------------------------------------------------------------------------- /preproc/power/DG.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/DG.py -------------------------------------------------------------------------------- /preproc/power/__pycache__/DG.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/power/__pycache__/DG.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/power/__pycache__/graph_stat.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/power/__pycache__/graph_stat.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/power/__pycache__/logicGraph.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/power/__pycache__/logicGraph.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/power/design_hier.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/power/design_hier.json -------------------------------------------------------------------------------- /preproc/power/graph_stat.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /preproc/power/logicGraph.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /preproc/power/tr_propagate.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/power/tr_propagate.py -------------------------------------------------------------------------------- /preproc/timing/DG.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/DG.py -------------------------------------------------------------------------------- /preproc/timing/__pycache__/DG.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/timing/__pycache__/DG.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/timing/__pycache__/graph_stat.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/timing/__pycache__/graph_stat.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/timing/__pycache__/logicGraph.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/timing/__pycache__/logicGraph.cpython-39.pyc -------------------------------------------------------------------------------- /preproc/timing/delay_propagation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/preproc/timing/delay_propagation.py -------------------------------------------------------------------------------- /preproc/timing/graph_stat.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /preproc/timing/logicGraph.py: -------------------------------------------------------------------------------- 1 | ../../vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /pyverilog/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/Makefile -------------------------------------------------------------------------------- /pyverilog/VERSION: -------------------------------------------------------------------------------- 1 | 1.3.0 2 | -------------------------------------------------------------------------------- /pyverilog/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/__init__.py -------------------------------------------------------------------------------- /pyverilog/__pycache__/__init__.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/__pycache__/__init__.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/__pycache__/__init__.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/__pycache__/__init__.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/Makefile -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/codegen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/codegen.py -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/list_ast.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/list_ast.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/always.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/always.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/and.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/and.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/assign.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/assign.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/block.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/block.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/blockingsubstitution.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/blockingsubstitution.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/case.txt: -------------------------------------------------------------------------------- 1 | {{ cond }}: {{ statement }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/casestatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/casestatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/casexstatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/casexstatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/concat.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/concat.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/cond.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/cond.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/constant.txt: -------------------------------------------------------------------------------- 1 | {{ value }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/decl.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/decl.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/delaystatement.txt: -------------------------------------------------------------------------------- 1 | #{{ delay }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/description.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/description.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/disable.txt: -------------------------------------------------------------------------------- 1 | diable {{ name }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/divide.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/divide.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/eq.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/eq.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/eql.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/eql.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/eventstatement.txt: -------------------------------------------------------------------------------- 1 | @({{ senslist }}); 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/floatconst.txt: -------------------------------------------------------------------------------- 1 | {{ value }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/foreverstatement.txt: -------------------------------------------------------------------------------- 1 | forever {{ statement }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/forstatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/forstatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/function.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/function.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/functioncall.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/functioncall.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/generatestatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/generatestatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/genvar.txt: -------------------------------------------------------------------------------- 1 | genvar {{ name }}; 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/greatereq.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/greatereq.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/greaterthan.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/greaterthan.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/identifier.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/identifier.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/identifierscope.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/identifierscope.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/identifierscopelabel.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/identifierscopelabel.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/ifstatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/ifstatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/initial.txt: -------------------------------------------------------------------------------- 1 | 2 | initial {{ statement }} 3 | 4 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/inout.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/inout.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/input.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/input.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/instance.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/instance.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/instancelist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/instancelist.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/intconst.txt: -------------------------------------------------------------------------------- 1 | {{ value }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/integer.txt: -------------------------------------------------------------------------------- 1 | integer {{ name }}; 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/ioport.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/ioport.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/land.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/land.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/lconcat.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/lconcat.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/length.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/length.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/lesseq.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/lesseq.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/lessthan.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/lessthan.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/localparam.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/localparam.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/lor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/lor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/lvalue.txt: -------------------------------------------------------------------------------- 1 | {{ var }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/minus.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/minus.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/mod.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/mod.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/moduledef.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/moduledef.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/nonblockingsubstitution.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/nonblockingsubstitution.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/noteq.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/noteq.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/noteql.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/noteql.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/operator.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/operator.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/or.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/or.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/output.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/output.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/parallelblock.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/parallelblock.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/paramarg.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/paramarg.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/parameter.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/parameter.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/paramlist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/paramlist.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/partselect.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/partselect.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/plus.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/plus.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/pointer.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/pointer.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/port.txt: -------------------------------------------------------------------------------- 1 | {{ name }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/portarg.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/portarg.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/portlist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/portlist.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/power.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/power.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/pragma.txt: -------------------------------------------------------------------------------- 1 | (* {{ entry }} *) 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/pragmaentry.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/pragmaentry.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/real.txt: -------------------------------------------------------------------------------- 1 | real {{ name }}; 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/reg.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/reg.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/repeat.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/repeat.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/rvalue.txt: -------------------------------------------------------------------------------- 1 | {{ var }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/sens.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/sens.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/senslist.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/senslist.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/singlestatement.txt: -------------------------------------------------------------------------------- 1 | {{ statement }}; 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/sla.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/sla.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/sll.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/sll.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/source.txt: -------------------------------------------------------------------------------- 1 | {{ description }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/sra.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/sra.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/srl.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/srl.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/stringconst.txt: -------------------------------------------------------------------------------- 1 | "{{ value }}" 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/substitution.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/substitution.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/systemcall.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/systemcall.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/task.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/task.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/times.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/times.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/tri.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/tri.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uand.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/uand.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/ulnot.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/ulnot.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uminus.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/uminus.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/unand.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/unand.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/unaryoperator.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/unaryoperator.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/unor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/unor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/unot.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/unot.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/uor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uplus.txt: -------------------------------------------------------------------------------- 1 | ({{ right }}) 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uxnor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/uxnor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/uxor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/uxor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/value.txt: -------------------------------------------------------------------------------- 1 | {{ value }} 2 | -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/variable.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/variable.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/waitstatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/waitstatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/whilestatement.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/whilestatement.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/width.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/width.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/wire.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/wire.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/xnor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/xnor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/template/xor.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/template/xor.txt -------------------------------------------------------------------------------- /pyverilog/ast_code_generator/touch.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/ast_code_generator/touch.py -------------------------------------------------------------------------------- /pyverilog/controlflow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/Makefile -------------------------------------------------------------------------------- /pyverilog/controlflow/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/controlflow/active_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/active_analyzer.py -------------------------------------------------------------------------------- /pyverilog/controlflow/active_range.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/active_range.py -------------------------------------------------------------------------------- /pyverilog/controlflow/controlflow_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/controlflow_analyzer.py -------------------------------------------------------------------------------- /pyverilog/controlflow/splitter.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/splitter.py -------------------------------------------------------------------------------- /pyverilog/controlflow/transition.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/controlflow/transition.py -------------------------------------------------------------------------------- /pyverilog/dataflow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/Makefile -------------------------------------------------------------------------------- /pyverilog/dataflow/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/__init__.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/__init__.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/bindvisitor.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/bindvisitor.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/dataflow.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/dataflow.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/dataflow_analyzer.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/dataflow_analyzer.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/graphgen.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/graphgen.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/merge.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/merge.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/modulevisitor.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/modulevisitor.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/optimizer.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/optimizer.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/reorder.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/reorder.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/replace.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/replace.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/signalvisitor.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/signalvisitor.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/visit.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/visit.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/__pycache__/walker.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/__pycache__/walker.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/dataflow/bindvisitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/bindvisitor.py -------------------------------------------------------------------------------- /pyverilog/dataflow/dataflow.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/dataflow.py -------------------------------------------------------------------------------- /pyverilog/dataflow/dataflow_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/dataflow_analyzer.py -------------------------------------------------------------------------------- /pyverilog/dataflow/dataflow_codegen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/dataflow_codegen.py -------------------------------------------------------------------------------- /pyverilog/dataflow/graphgen.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/graphgen.py -------------------------------------------------------------------------------- /pyverilog/dataflow/merge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/merge.py -------------------------------------------------------------------------------- /pyverilog/dataflow/modulevisitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/modulevisitor.py -------------------------------------------------------------------------------- /pyverilog/dataflow/optimizer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/optimizer.py -------------------------------------------------------------------------------- /pyverilog/dataflow/reorder.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/reorder.py -------------------------------------------------------------------------------- /pyverilog/dataflow/replace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/replace.py -------------------------------------------------------------------------------- /pyverilog/dataflow/signalvisitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/signalvisitor.py -------------------------------------------------------------------------------- /pyverilog/dataflow/subset.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/subset.py -------------------------------------------------------------------------------- /pyverilog/dataflow/visit.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/visit.py -------------------------------------------------------------------------------- /pyverilog/dataflow/walker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/dataflow/walker.py -------------------------------------------------------------------------------- /pyverilog/utils/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/Makefile -------------------------------------------------------------------------------- /pyverilog/utils/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/__init__.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/__init__.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/op2mark.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/op2mark.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/scope.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/scope.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/signaltype.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/signaltype.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/util.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/util.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/__pycache__/verror.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/__pycache__/verror.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/utils/identifierreplace.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/identifierreplace.py -------------------------------------------------------------------------------- /pyverilog/utils/identifiervisitor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/identifiervisitor.py -------------------------------------------------------------------------------- /pyverilog/utils/inference.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/inference.py -------------------------------------------------------------------------------- /pyverilog/utils/op2mark.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/op2mark.py -------------------------------------------------------------------------------- /pyverilog/utils/scope.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/scope.py -------------------------------------------------------------------------------- /pyverilog/utils/signaltype.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/signaltype.py -------------------------------------------------------------------------------- /pyverilog/utils/util.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/util.py -------------------------------------------------------------------------------- /pyverilog/utils/verror.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/utils/verror.py -------------------------------------------------------------------------------- /pyverilog/vparser/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/Makefile -------------------------------------------------------------------------------- /pyverilog/vparser/__init__.py: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/__init__.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/__init__.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/__init__.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/__init__.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/ast.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/ast.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/ast.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/ast.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/lex.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/lex.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/lexer.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/lexer.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/lexer.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/lexer.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/parser.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/parser.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/parser.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/parser.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/preprocessor.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/preprocessor.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/preprocessor.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/preprocessor.cpython-39.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/__pycache__/yacc.cpython-38.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/__pycache__/yacc.cpython-38.pyc -------------------------------------------------------------------------------- /pyverilog/vparser/ast.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/ast.py -------------------------------------------------------------------------------- /pyverilog/vparser/ast.py.bak: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/ast.py.bak -------------------------------------------------------------------------------- /pyverilog/vparser/lexer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/lexer.py -------------------------------------------------------------------------------- /pyverilog/vparser/parser.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/parser.py -------------------------------------------------------------------------------- /pyverilog/vparser/preprocessor.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/pyverilog/vparser/preprocessor.py -------------------------------------------------------------------------------- /std_PPA.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/std_PPA.json -------------------------------------------------------------------------------- /vlg2ir/AST_analyzer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/AST_analyzer.py -------------------------------------------------------------------------------- /vlg2ir/DG.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/DG.py -------------------------------------------------------------------------------- /vlg2ir/__pycache__/AST_analyzer.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/__pycache__/AST_analyzer.cpython-39.pyc -------------------------------------------------------------------------------- /vlg2ir/__pycache__/DG.cpython-39.pyc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/__pycache__/DG.cpython-39.pyc -------------------------------------------------------------------------------- /vlg2ir/analyze.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/analyze.py -------------------------------------------------------------------------------- /vlg2ir/auto_run.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/auto_run.py -------------------------------------------------------------------------------- /vlg2ir/graph_stat.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/graph_stat.py -------------------------------------------------------------------------------- /vlg2ir/logicGraph.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/logicGraph.py -------------------------------------------------------------------------------- /vlg2ir/parser.out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/parser.out -------------------------------------------------------------------------------- /vlg2ir/parsetab.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/vlg2ir/parsetab.py -------------------------------------------------------------------------------- /ys_script/clean_vlg.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ys_script/clean_vlg.py -------------------------------------------------------------------------------- /ys_script/run_TinyRocket_ast.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ys_script/run_TinyRocket_ast.ys -------------------------------------------------------------------------------- /ys_script/run_TinyRocket_sog.ys: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hkust-zhiyao/MasterRTL/HEAD/ys_script/run_TinyRocket_sog.ys --------------------------------------------------------------------------------