├── .gitignore ├── LICENSE ├── Nexys4 ├── Nexys4DDR_Master.xdc └── nexys4ddr_rm.pdf ├── README.md ├── Screenshot ├── install_options_default.jpg ├── install_options_minimal.jpg ├── select_edition.jpg ├── step01.png ├── step02.png ├── step03.png ├── step04.png ├── step05.png ├── step06.png ├── step07.png └── windows_version.jpg ├── install-guide.md ├── instruction └── experiment-instruction.v1.rar ├── lecture └── Verilog编码规范.pdf └── manual └── a-verilog-hdl-primer.pdf /.gitignore: -------------------------------------------------------------------------------- 1 | .DS_Store 2 | Screenshot/Thumbs.db 3 | -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/LICENSE -------------------------------------------------------------------------------- /Nexys4/Nexys4DDR_Master.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Nexys4/Nexys4DDR_Master.xdc -------------------------------------------------------------------------------- /Nexys4/nexys4ddr_rm.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Nexys4/nexys4ddr_rm.pdf -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/README.md -------------------------------------------------------------------------------- /Screenshot/install_options_default.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/install_options_default.jpg -------------------------------------------------------------------------------- /Screenshot/install_options_minimal.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/install_options_minimal.jpg -------------------------------------------------------------------------------- /Screenshot/select_edition.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/select_edition.jpg -------------------------------------------------------------------------------- /Screenshot/step01.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step01.png -------------------------------------------------------------------------------- /Screenshot/step02.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step02.png -------------------------------------------------------------------------------- /Screenshot/step03.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step03.png -------------------------------------------------------------------------------- /Screenshot/step04.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step04.png -------------------------------------------------------------------------------- /Screenshot/step05.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step05.png -------------------------------------------------------------------------------- /Screenshot/step06.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step06.png -------------------------------------------------------------------------------- /Screenshot/step07.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/step07.png -------------------------------------------------------------------------------- /Screenshot/windows_version.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/Screenshot/windows_version.jpg -------------------------------------------------------------------------------- /install-guide.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/install-guide.md -------------------------------------------------------------------------------- /instruction/experiment-instruction.v1.rar: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/instruction/experiment-instruction.v1.rar -------------------------------------------------------------------------------- /lecture/Verilog编码规范.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/lecture/Verilog编码规范.pdf -------------------------------------------------------------------------------- /manual/a-verilog-hdl-primer.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/hustrlee/HUST-Verilog-Course/HEAD/manual/a-verilog-hdl-primer.pdf --------------------------------------------------------------------------------