├── .editorconfig ├── .github ├── codecov.yml ├── dependabot.yml └── workflows │ ├── build.yml │ └── release.yml ├── .gitignore ├── LICENSE.txt ├── README.md ├── logo.png └── src ├── UnitTests └── Intel │ ├── Decoder │ ├── Code.32Only.txt │ ├── Code.64Only.txt │ ├── Code.NotDecoded.txt │ ├── Code.NotDecoded32Only.txt │ ├── Code.NotDecoded64Only.txt │ ├── DecoderTest16.txt │ ├── DecoderTest32.txt │ ├── DecoderTest64.txt │ ├── DecoderTestMisc16.txt │ ├── DecoderTestMisc32.txt │ ├── DecoderTestMisc64.txt │ ├── MemoryTest16.txt │ ├── MemoryTest32.txt │ └── MemoryTest64.txt │ ├── Encoder │ └── OpCodeInfos.txt │ ├── Formatter │ ├── Fast │ │ ├── Options2.txt │ │ ├── OptionsResult.Common.txt │ │ ├── OptionsResult2.txt │ │ ├── SymbolResolverTests.txt │ │ ├── Test16_Default.txt │ │ ├── Test16_Inverted.txt │ │ ├── Test16_Misc.txt │ │ ├── Test16_NonDec_Default.txt │ │ ├── Test16_NonDec_Inverted.txt │ │ ├── Test32_Default.txt │ │ ├── Test32_Inverted.txt │ │ ├── Test32_Misc.txt │ │ ├── Test32_NonDec_Default.txt │ │ ├── Test32_NonDec_Inverted.txt │ │ ├── Test64_Default.txt │ │ ├── Test64_Inverted.txt │ │ ├── Test64_Misc.txt │ │ ├── Test64_NonDec_Default.txt │ │ └── Test64_NonDec_Inverted.txt │ ├── Gas │ │ ├── MnemonicOptions.txt │ │ ├── Options2.txt │ │ ├── OptionsResult.Common.txt │ │ ├── OptionsResult.txt │ │ ├── OptionsResult2.txt │ │ ├── RegisterTests_1.txt │ │ ├── RegisterTests_2.txt │ │ ├── SymbolResolverTests.txt │ │ ├── Test16_ForceSuffix.txt │ │ ├── Test16_Misc.txt │ │ ├── Test16_NoSuffix.txt │ │ ├── Test16_NonDec_ForceSuffix.txt │ │ ├── Test16_NonDec_NoSuffix.txt │ │ ├── Test32_ForceSuffix.txt │ │ ├── Test32_Misc.txt │ │ ├── Test32_NoSuffix.txt │ │ ├── Test32_NonDec_ForceSuffix.txt │ │ ├── Test32_NonDec_NoSuffix.txt │ │ ├── Test64_ForceSuffix.txt │ │ ├── Test64_Misc.txt │ │ ├── Test64_NoSuffix.txt │ │ ├── Test64_NonDec_ForceSuffix.txt │ │ └── Test64_NonDec_NoSuffix.txt │ ├── InstructionInfos16.txt │ ├── InstructionInfos16_Misc.txt │ ├── InstructionInfos32.txt │ ├── InstructionInfos32_Misc.txt │ ├── InstructionInfos64.txt │ ├── InstructionInfos64_Misc.txt │ ├── Intel │ │ ├── MnemonicOptions.txt │ │ ├── Options2.txt │ │ ├── OptionsResult.Common.txt │ │ ├── OptionsResult.txt │ │ ├── OptionsResult2.txt │ │ ├── RegisterTests.txt │ │ ├── SymbolResolverTests.txt │ │ ├── Test16_MemAlways.txt │ │ ├── Test16_MemDefault.txt │ │ ├── Test16_MemMinimum.txt │ │ ├── Test16_Misc.txt │ │ ├── Test16_NonDec_MemAlways.txt │ │ ├── Test16_NonDec_MemDefault.txt │ │ ├── Test16_NonDec_MemMinimum.txt │ │ ├── Test32_MemAlways.txt │ │ ├── Test32_MemDefault.txt │ │ ├── Test32_MemMinimum.txt │ │ ├── Test32_Misc.txt │ │ ├── Test32_NonDec_MemAlways.txt │ │ ├── Test32_NonDec_MemDefault.txt │ │ ├── Test32_NonDec_MemMinimum.txt │ │ ├── Test64_MemAlways.txt │ │ ├── Test64_MemDefault.txt │ │ ├── Test64_MemMinimum.txt │ │ ├── Test64_Misc.txt │ │ ├── Test64_NonDec_MemAlways.txt │ │ ├── Test64_NonDec_MemDefault.txt │ │ └── Test64_NonDec_MemMinimum.txt │ ├── Masm │ │ ├── MnemonicOptions.txt │ │ ├── Options2.txt │ │ ├── OptionsResult.Common.txt │ │ ├── OptionsResult.txt │ │ ├── OptionsResult2.txt │ │ ├── RegisterTests.txt │ │ ├── SymbolOptions.txt │ │ ├── SymbolResolverTests.txt │ │ ├── Test16_MemAlways.txt │ │ ├── Test16_MemDefault.txt │ │ ├── Test16_MemMinimum.txt │ │ ├── Test16_Misc.txt │ │ ├── Test16_NonDec_MemAlways.txt │ │ ├── Test16_NonDec_MemDefault.txt │ │ ├── Test16_NonDec_MemMinimum.txt │ │ ├── Test32_MemAlways.txt │ │ ├── Test32_MemDefault.txt │ │ ├── Test32_MemMinimum.txt │ │ ├── Test32_Misc.txt │ │ ├── Test32_NonDec_MemAlways.txt │ │ ├── Test32_NonDec_MemDefault.txt │ │ ├── Test32_NonDec_MemMinimum.txt │ │ ├── Test64_MemAlways.txt │ │ ├── Test64_MemDefault.txt │ │ ├── Test64_MemMinimum.txt │ │ ├── Test64_Misc.txt │ │ ├── Test64_NonDec_MemAlways.txt │ │ ├── Test64_NonDec_MemDefault.txt │ │ └── Test64_NonDec_MemMinimum.txt │ ├── Nasm │ │ ├── MnemonicOptions.txt │ │ ├── Options2.txt │ │ ├── OptionsResult.Common.txt │ │ ├── OptionsResult.txt │ │ ├── OptionsResult2.txt │ │ ├── RegisterTests.txt │ │ ├── SymbolResolverTests.txt │ │ ├── Test16_MemAlways.txt │ │ ├── Test16_MemDefault.txt │ │ ├── Test16_MemMinimum.txt │ │ ├── Test16_Misc.txt │ │ ├── Test16_NonDec_MemAlways.txt │ │ ├── Test16_NonDec_MemDefault.txt │ │ ├── Test16_NonDec_MemMinimum.txt │ │ ├── Test32_MemAlways.txt │ │ ├── Test32_MemDefault.txt │ │ ├── Test32_MemMinimum.txt │ │ ├── Test32_Misc.txt │ │ ├── Test32_NonDec_MemAlways.txt │ │ ├── Test32_NonDec_MemDefault.txt │ │ ├── Test32_NonDec_MemMinimum.txt │ │ ├── Test64_MemAlways.txt │ │ ├── Test64_MemDefault.txt │ │ ├── Test64_MemMinimum.txt │ │ ├── Test64_Misc.txt │ │ ├── Test64_NonDec_MemAlways.txt │ │ ├── Test64_NonDec_MemDefault.txt │ │ └── Test64_NonDec_MemMinimum.txt │ ├── Number.txt │ ├── NumberTests.txt │ ├── Options.Common.txt │ ├── Options.txt │ └── SymbolResolverTests.txt │ ├── Instruction │ └── VirtualAddressTests.txt │ └── InstructionInfo │ ├── InstructionInfoTest_16.txt │ ├── InstructionInfoTest_32.txt │ ├── InstructionInfoTest_64.txt │ ├── MemorySizeInfo.txt │ ├── Misc.txt │ └── RegisterInfo.txt ├── csharp ├── .gitignore ├── Directory.Build.props ├── Iced.snk └── Intel │ ├── Generator │ ├── Assembler │ │ ├── AssemblerSyntaxGenerator.cs │ │ ├── CSharp │ │ │ └── CSharpAssemblerSyntaxGenerator.cs │ │ ├── Java │ │ │ └── JavaAssemblerSyntaxGenerator.cs │ │ └── Rust │ │ │ └── RustAssemblerSyntaxGenerator.cs │ ├── Attribute.cs │ ├── CSharpConstants.cs │ ├── CodeComments.cs │ ├── ConstantUtils.cs │ ├── Constants │ │ ├── CSharp │ │ │ └── CSharpConstantsGenerator.cs │ │ ├── ConstantsGenerator.cs │ │ ├── ConstantsType.cs │ │ ├── DecoderConstantsType.cs │ │ ├── DecoderTestParserConstantsType.cs │ │ ├── Encoder │ │ │ ├── OpCodeInfoConstants.cs │ │ │ ├── OpCodeInfoFlagsType.cs │ │ │ └── OpCodeInfoKeysType.cs │ │ ├── EnumUtils.cs │ │ ├── IcedConstantsType.cs │ │ ├── InstructionInfo │ │ │ ├── InstructionInfoKeys.cs │ │ │ ├── InstructionInfoKeysType.cs │ │ │ ├── MiscInstrInfoTestConstantsType.cs │ │ │ ├── MiscSectionNames.cs │ │ │ ├── MiscSectionNamesType.cs │ │ │ ├── RflagsBitsConstants.cs │ │ │ └── RflagsBitsConstantsType.cs │ │ ├── Java │ │ │ ├── JavaConstantsGenerator.cs │ │ │ └── JavaConstantsWriter.cs │ │ └── Rust │ │ │ ├── RustConstantsGenerator.cs │ │ │ └── RustConstantsWriter.cs │ ├── Decoder │ │ ├── CSharp │ │ │ ├── CSharpDecoderTableGenerator.cs │ │ │ ├── CSharpDecoderTableSerializer.cs │ │ │ ├── CSharpInstructionMemorySizesGenerator.cs │ │ │ ├── CSharpInstructionOpCountsGenerator.cs │ │ │ ├── CSharpMnemonicsTableGenerator.cs │ │ │ └── EnumHashTableGen.cs │ │ ├── DecoderTableFilter.cs │ │ ├── DecoderTableSerializer.cs │ │ ├── DecoderTableUtils.cs │ │ ├── DecoderTable_EVEX.cs │ │ ├── DecoderTable_Legacy.cs │ │ ├── DecoderTable_MVEX.cs │ │ ├── DecoderTable_VEX.cs │ │ ├── DecoderTable_XOP.cs │ │ ├── DecoderTables.cs │ │ ├── Java │ │ │ ├── EnumHashTableGen.cs │ │ │ ├── ICRegisterGen.cs │ │ │ ├── JavaDecoderTableGenerator.cs │ │ │ ├── JavaDecoderTableSerializer.cs │ │ │ ├── JavaInstructionMemorySizesGenerator.cs │ │ │ ├── JavaInstructionOpCountsGenerator.cs │ │ │ ├── JavaMnemonicsTableGenerator.cs │ │ │ └── RegisterUtils.cs │ │ └── Rust │ │ │ ├── EnumHashTableGen.cs │ │ │ ├── RustDecoderTableGenerator.cs │ │ │ ├── RustDecoderTableSerializer.cs │ │ │ ├── RustInstructionMemorySizesGenerator.cs │ │ │ ├── RustInstructionOpCountsGenerator.cs │ │ │ └── RustMnemonicsTableGenerator.cs │ ├── Documentation │ │ ├── CSharp │ │ │ ├── CSharpDeprecatedWriter.cs │ │ │ └── CSharpDocCommentWriter.cs │ │ ├── DeprecatedWriter.cs │ │ ├── DocCommentWriter.cs │ │ ├── Java │ │ │ ├── JavaDeprecatedWriter.cs │ │ │ └── JavaDocCommentWriter.cs │ │ ├── Lua │ │ │ └── LuaDocCommentWriter.cs │ │ ├── MarkdownDocCommentWriter.cs │ │ ├── Python │ │ │ └── PythonDocCommentWriter.cs │ │ ├── Rust │ │ │ ├── RustDeprecatedWriter.cs │ │ │ └── RustDocCommentWriter.cs │ │ └── RustJS │ │ │ └── RustJSDeprecatedWriter.cs │ ├── Encoder │ │ ├── CSharp │ │ │ ├── CSharpEncoderGenerator.cs │ │ │ └── CSharpInstrCreateGen.cs │ │ ├── EncoderGenerator.cs │ │ ├── EncoderTypes.cs │ │ ├── EncoderTypesGen.cs │ │ ├── InstrCreateGen.cs │ │ ├── InstructionGroups.cs │ │ ├── Java │ │ │ ├── InstrCreateGenImpl.cs │ │ │ ├── JavaEncoderGenerator.cs │ │ │ └── JavaInstrCreateGen.cs │ │ ├── Lua │ │ │ └── LuaInstrCreateGen.cs │ │ ├── OpHandlerKind.cs │ │ ├── Python │ │ │ └── PythonInstrCreateGen.cs │ │ ├── Rust │ │ │ ├── InstrCreateGenImpl.cs │ │ │ ├── RustEncoderGenerator.cs │ │ │ ├── RustInstrCreateGen.cs │ │ │ └── RustInstrCreateGenNames.cs │ │ └── RustJS │ │ │ └── RustJSInstrCreateGen.cs │ ├── Enums │ │ ├── CSharp │ │ │ └── CSharpEnumsGenerator.cs │ │ ├── Code.cs │ │ ├── CodeAssembler │ │ │ ├── MemoryOperandSize.cs │ │ │ └── TestInstrFlags.cs │ │ ├── CodeSize.cs │ │ ├── Decoder │ │ │ ├── DecoderError.cs │ │ │ ├── DecoderOptions.cs │ │ │ ├── DecoderTestOptions.cs │ │ │ ├── EvexOpCodeHandlerKind.cs │ │ │ ├── HandlerFlags.cs │ │ │ ├── LegacyHandlerFlags.cs │ │ │ ├── LegacyOpCodeHandlerKind.cs │ │ │ ├── MandatoryPrefixByte.cs │ │ │ ├── MvexOpCodeHandlerKind.cs │ │ │ ├── OpSize.cs │ │ │ ├── SerializedDataKind.cs │ │ │ ├── StateFlags.cs │ │ │ └── VexOpCodeHandlerKind.cs │ │ ├── Encoder │ │ │ ├── BlockEncoderOptions.cs │ │ │ ├── DecOptionValue.cs │ │ │ ├── DisplSize.cs │ │ │ ├── EncFlags2.cs │ │ │ ├── EncFlags3.cs │ │ │ ├── EncoderFlags.cs │ │ │ ├── EvexOpCodeTable.cs │ │ │ ├── ImmSize.cs │ │ │ ├── LBit.cs │ │ │ ├── LKind.cs │ │ │ ├── LegacyOpCodeTable.cs │ │ │ ├── MandatoryPrefix.cs │ │ │ ├── MvexEHBit.cs │ │ │ ├── MvexInfoFlags1.cs │ │ │ ├── MvexInfoFlags2.cs │ │ │ ├── MvexOpCodeTable.cs │ │ │ ├── NonDestructiveOpKind.cs │ │ │ ├── OpCodeInfoFlags1.cs │ │ │ ├── OpCodeInfoFlags2.cs │ │ │ ├── OpCodeOperandKind.cs │ │ │ ├── OpCodeTableKind.cs │ │ │ ├── RelocKind.cs │ │ │ ├── RepPrefixKind.cs │ │ │ ├── VexOpCodeTable.cs │ │ │ ├── WBit.cs │ │ │ └── XopOpCodeTable.cs │ │ ├── EncodingKind.cs │ │ ├── EnumType.cs │ │ ├── EnumUtils.cs │ │ ├── EnumsGenerator.cs │ │ ├── Formatter │ │ │ ├── CC.cs │ │ │ ├── DecoratorKind.cs │ │ │ ├── Fast │ │ │ │ └── FastFmtFlags.cs │ │ │ ├── FormatMnemonicOptions.cs │ │ │ ├── FormatterFlowControl.cs │ │ │ ├── FormatterSyntax.cs │ │ │ ├── FormatterTextKind.cs │ │ │ ├── Gas │ │ │ │ ├── CtorKind.cs │ │ │ │ ├── InstrOpInfoFlags.cs │ │ │ │ ├── InstrOpKind.cs │ │ │ │ └── SizeOverride.cs │ │ │ ├── Intel │ │ │ │ ├── BranchSizeInfo.cs │ │ │ │ ├── CtorKind.cs │ │ │ │ ├── InstrOpInfoFlags.cs │ │ │ │ ├── InstrOpKind.cs │ │ │ │ └── SizeOverride.cs │ │ │ ├── Masm │ │ │ │ ├── CtorKind.cs │ │ │ │ ├── InstrOpInfoFlags.cs │ │ │ │ ├── InstrOpKind.cs │ │ │ │ └── SymbolTestFlags.cs │ │ │ ├── MemorySizeOptions.cs │ │ │ ├── Nasm │ │ │ │ ├── BranchSizeInfo.cs │ │ │ │ ├── CtorKind.cs │ │ │ │ ├── FarMemorySizeInfo.cs │ │ │ │ ├── InstrOpInfoFlags.cs │ │ │ │ ├── InstrOpKind.cs │ │ │ │ ├── MemorySizeInfo.cs │ │ │ │ ├── SignExtendInfo.cs │ │ │ │ └── SizeOverride.cs │ │ │ ├── NumberBase.cs │ │ │ ├── NumberKind.cs │ │ │ ├── OptionsProps.cs │ │ │ ├── PrefixKind.cs │ │ │ ├── PseudoOpsKind.cs │ │ │ └── SymbolFlags.cs │ │ ├── InstrScale.cs │ │ ├── Instruction │ │ │ ├── InstrFlags1.cs │ │ │ └── MvexInstrFlags.cs │ │ ├── InstructionInfo │ │ │ ├── ConditionCode.cs │ │ │ ├── CpuidFeature.cs │ │ │ ├── FlowControl.cs │ │ │ ├── MemorySizeFlags.cs │ │ │ ├── OpAccess.cs │ │ │ ├── RegisterFlags.cs │ │ │ └── RflagsBits.cs │ │ ├── Java │ │ │ └── JavaEnumsGenerator.cs │ │ ├── Lua │ │ │ ├── LuaEnumsGenerator.cs │ │ │ └── LuaUtils.cs │ │ ├── MemorySize.cs │ │ ├── Mnemonic.cs │ │ ├── MvexConvDecorator.cs │ │ ├── MvexConvFn.cs │ │ ├── MvexRegMemConv.cs │ │ ├── MvexTupleTypeLutKind.cs │ │ ├── OpKind.cs │ │ ├── Python │ │ │ └── PythonEnumsGenerator.cs │ │ ├── Register.cs │ │ ├── RoundingControl.cs │ │ ├── Rust │ │ │ └── RustEnumsGenerator.cs │ │ ├── RustJS │ │ │ └── RustJSEnumsGenerator.cs │ │ ├── TupleType.cs │ │ └── VectorLength.cs │ ├── Formatters │ │ ├── CSharp │ │ │ ├── CSharpFastFormatterTableSerializer.cs │ │ │ ├── CSharpFormatterTableGenerator.cs │ │ │ ├── CSharpFormatterTableSerializer.cs │ │ │ ├── CSharpStringsTableSerializer.cs │ │ │ └── CSharpTableGen.cs │ │ ├── Fast │ │ │ └── FmtTblInfos.cs │ │ ├── FastFormatterTableSerializer.cs │ │ ├── FormatterConstants.cs │ │ ├── FormatterTableSerializer.cs │ │ ├── Gas │ │ │ └── CtorInfos.cs │ │ ├── IFormatterTableSerializer.cs │ │ ├── Intel │ │ │ └── CtorInfos.cs │ │ ├── Java │ │ │ ├── JavaFastFormatterTableSerializer.cs │ │ │ ├── JavaFormatterTableGenerator.cs │ │ │ ├── JavaFormatterTableSerializer.cs │ │ │ ├── JavaStringsTableSerializer.cs │ │ │ └── JavaTableGen.cs │ │ ├── Masm │ │ │ └── CtorInfos.cs │ │ ├── Nasm │ │ │ └── CtorInfos.cs │ │ ├── Rust │ │ │ ├── RustFastFormatterTableSerializer.cs │ │ │ ├── RustFormatterTableGenerator.cs │ │ │ ├── RustFormatterTableSerializer.cs │ │ │ ├── RustStringsTableSerializer.cs │ │ │ └── RustTableGen.cs │ │ ├── StringsTable.cs │ │ ├── StringsTableSerializerUtils.cs │ │ └── TableGen.cs │ ├── GenTypes.cs │ ├── Generator.csproj │ ├── GeneratorAttribute.cs │ ├── GeneratorConstants.cs │ ├── GeneratorContext.cs │ ├── IO │ │ ├── BinaryByteTableWriter.cs │ │ ├── ByteTableWriter.cs │ │ ├── FileUpdater.cs │ │ ├── FileUtils.cs │ │ ├── FileWriter.cs │ │ └── TextFileByteTableWriter.cs │ ├── IdentifierConverter.cs │ ├── InstructionInfo │ │ ├── CSharp │ │ │ └── CSharpInstrInfoGenerator.cs │ │ ├── InstrInfoGenerator.cs │ │ ├── InstrInfoTypes.cs │ │ ├── InstrInfoTypesGen.cs │ │ ├── Java │ │ │ └── JavaInstrInfoGenerator.cs │ │ ├── OpInfo.cs │ │ └── Rust │ │ │ └── RustInstrInfoGenerator.cs │ ├── JavaConstants.cs │ ├── LanguageDocumentation.cs │ ├── Misc │ │ ├── Lua │ │ │ ├── LuaClass.cs │ │ │ ├── LuaClassParser.cs │ │ │ └── LuaDocGen.cs │ │ └── Python │ │ │ ├── ExportedPythonTypes.cs │ │ │ ├── ParseUtils.cs │ │ │ ├── PyClass.cs │ │ │ ├── PyClassParser.cs │ │ │ ├── PyiDocGen.cs │ │ │ └── PyiGen.cs │ ├── NumberFormatter.cs │ ├── Program.cs │ ├── RustConstants.cs │ ├── Static.cs │ ├── Tables │ │ ├── CSharp │ │ │ ├── CSharpD3nowCodeValuesTableGenerator.cs │ │ │ ├── CSharpDictGenerator.cs │ │ │ ├── CSharpMemorySizeInfoTableGenerator.cs │ │ │ ├── CSharpRegisterInfoTableGenerator.cs │ │ │ └── CSharpTupleTypeTableGenerator.cs │ │ ├── CodeFormatter.cs │ │ ├── D3nowCodeValuesTableGenerator.cs │ │ ├── DictConstants.cs │ │ ├── ImpliedAccess.cs │ │ ├── ImpliedAccessParser.cs │ │ ├── InstructionDef.cs │ │ ├── InstructionDefs.cs │ │ ├── InstructionDefs.txt │ │ ├── InstructionDefsReader.cs │ │ ├── InstructionStringParser.cs │ │ ├── Java │ │ │ ├── JavaD3nowCodeValuesTableGenerator.cs │ │ │ ├── JavaDictGenerator.cs │ │ │ ├── JavaMemorySizeInfoTableGenerator.cs │ │ │ ├── JavaRegisterInfoTableGenerator.cs │ │ │ └── JavaTupleTypeTableGenerator.cs │ │ ├── MemorySizeDef.cs │ │ ├── MemorySizeDefs.cs │ │ ├── MemorySizeDefs.txt │ │ ├── MemorySizeDefsReader.cs │ │ ├── MvexLutData.cs │ │ ├── NotDecodedTxtGen.cs │ │ ├── OpCodeDef.cs │ │ ├── OpCodeInfoTxtGen.cs │ │ ├── OpCodeOperandKindDef.cs │ │ ├── OpCodeOperandKindDefs.cs │ │ ├── OpCodeOperandKindDefs.txt │ │ ├── OpCodeOperandKindDefsReader.cs │ │ ├── OpCodeStringParser.cs │ │ ├── ParsedInstructionResult.cs │ │ ├── ParserUtils.cs │ │ ├── RegisterConstants.cs │ │ ├── RegisterDef.cs │ │ ├── RegisterDefs.cs │ │ ├── RegisterDefs.txt │ │ ├── RegisterDefsReader.cs │ │ ├── RegisterInfoTxtGen.cs │ │ ├── Rust │ │ │ ├── RustD3nowCodeValuesTableGenerator.cs │ │ │ ├── RustDictGenerator.cs │ │ │ ├── RustMemorySizeInfoTableGenerator.cs │ │ │ ├── RustRegToAddrSizeGenerator.cs │ │ │ ├── RustRegisterInfoTableGenerator.cs │ │ │ └── RustTupleTypeTableGenerator.cs │ │ └── TupleTypeTable.cs │ ├── TargetLanguage.cs │ ├── TypeId.cs │ └── TypeIds.cs │ ├── Iced.UnitTests │ ├── IACT.cs │ ├── Iced.UnitTests.csproj │ ├── Intel │ │ ├── AssemblerTests │ │ │ ├── AssemblerLabelTests.cs │ │ │ ├── AssemblerMultiByteNopTests.cs │ │ │ ├── AssemblerRegisterTests.cs │ │ │ ├── AssemblerTests16.cs │ │ │ ├── AssemblerTests16.g.cs │ │ │ ├── AssemblerTests32.cs │ │ │ ├── AssemblerTests32.g.cs │ │ │ ├── AssemblerTests64.cs │ │ │ ├── AssemblerTests64.g.cs │ │ │ └── AssemblerTestsBase.cs │ │ ├── BitnessUtils.cs │ │ ├── CodeUtils.cs │ │ ├── CodeWriterImpl.cs │ │ ├── DecoderConstants.g.cs │ │ ├── DecoderTests │ │ │ ├── CodeValueReader.cs │ │ │ ├── CodeValueTests.cs │ │ │ ├── DecoderTest.cs │ │ │ ├── DecoderTest16.cs │ │ │ ├── DecoderTest32.cs │ │ │ ├── DecoderTest64.cs │ │ │ ├── DecoderTestCase.cs │ │ │ ├── DecoderTestCases.cs │ │ │ ├── DecoderTestOptions.g.cs │ │ │ ├── DecoderTestParser.cs │ │ │ ├── DecoderTestUtils.cs │ │ │ ├── MemoryDecoderTestParser.cs │ │ │ ├── MemoryTest16.cs │ │ │ ├── MemoryTest32.cs │ │ │ ├── MemoryTest64.cs │ │ │ ├── MemoryTestGen.cs │ │ │ ├── MiscTests.cs │ │ │ └── NonDecodedInstructions.cs │ │ ├── EncoderTests │ │ │ ├── BlockEncoderTest.cs │ │ │ ├── BlockEncoderTest16_br8.cs │ │ │ ├── BlockEncoderTest16_call.cs │ │ │ ├── BlockEncoderTest16_jcc.cs │ │ │ ├── BlockEncoderTest16_jmp.cs │ │ │ ├── BlockEncoderTest16_xbegin.cs │ │ │ ├── BlockEncoderTest32_br8.cs │ │ │ ├── BlockEncoderTest32_call.cs │ │ │ ├── BlockEncoderTest32_jcc.cs │ │ │ ├── BlockEncoderTest32_jmp.cs │ │ │ ├── BlockEncoderTest32_xbegin.cs │ │ │ ├── BlockEncoderTest64_br8.cs │ │ │ ├── BlockEncoderTest64_call.cs │ │ │ ├── BlockEncoderTest64_iprel.cs │ │ │ ├── BlockEncoderTest64_jcc.cs │ │ │ ├── BlockEncoderTest64_jkcc.cs │ │ │ ├── BlockEncoderTest64_jmp.cs │ │ │ ├── BlockEncoderTest64_xbegin.cs │ │ │ ├── BlockEncoderTest_Misc.cs │ │ │ ├── DecEncTests.cs │ │ │ ├── EncoderTest.cs │ │ │ ├── EncoderTest16.cs │ │ │ ├── EncoderTest32.cs │ │ │ ├── EncoderTest64.cs │ │ │ ├── EncoderTest_Invalid.cs │ │ │ ├── MiscTests.cs │ │ │ ├── OpCodeInfoConstants.cs │ │ │ ├── OpCodeInfoTestCase.cs │ │ │ ├── OpCodeInfoTestCases.cs │ │ │ ├── OpCodeInfoTestCasesReader.cs │ │ │ └── OpCodeInfoTests.cs │ │ ├── FormatterTests │ │ │ ├── Fast │ │ │ │ ├── FastFormatterTest.cs │ │ │ │ ├── FastStringOutputTests.cs │ │ │ │ ├── FormatterFactory.cs │ │ │ │ ├── FormatterTest16.cs │ │ │ │ ├── FormatterTest32.cs │ │ │ │ ├── FormatterTest64.cs │ │ │ │ ├── MiscTests.cs │ │ │ │ ├── OptionsTests.cs │ │ │ │ └── SymbolResolverTests.cs │ │ │ ├── FastOptionsTests.cs │ │ │ ├── FastSymbolResolverTests.cs │ │ │ ├── FileUtils.cs │ │ │ ├── FormatterOptionsTests.cs │ │ │ ├── FormatterTest.cs │ │ │ ├── FormatterTestCases.cs │ │ │ ├── FormatterTestUtils.All.cs │ │ │ ├── FormatterTestUtils.Fast.cs │ │ │ ├── FormatterTestUtils.Fmt.cs │ │ │ ├── Gas │ │ │ │ ├── FormatterFactory.cs │ │ │ │ ├── FormatterTest16.cs │ │ │ │ ├── FormatterTest32.cs │ │ │ │ ├── FormatterTest64.cs │ │ │ │ ├── MiscTests.cs │ │ │ │ ├── NumberTests.cs │ │ │ │ ├── OpIndexTests.cs │ │ │ │ ├── OptionsTests.cs │ │ │ │ ├── RegisterTests.cs │ │ │ │ └── SymbolResolverTests.cs │ │ │ ├── Intel │ │ │ │ ├── FormatterFactory.cs │ │ │ │ ├── FormatterTest16.cs │ │ │ │ ├── FormatterTest32.cs │ │ │ │ ├── FormatterTest64.cs │ │ │ │ ├── MiscTests.cs │ │ │ │ ├── NumberTests.cs │ │ │ │ ├── OpIndexTests.cs │ │ │ │ ├── OptionsTests.cs │ │ │ │ ├── RegisterTests.cs │ │ │ │ └── SymbolResolverTests.cs │ │ │ ├── Masm │ │ │ │ ├── FormatterFactory.cs │ │ │ │ ├── FormatterTest16.cs │ │ │ │ ├── FormatterTest32.cs │ │ │ │ ├── FormatterTest64.cs │ │ │ │ ├── MiscTests.cs │ │ │ │ ├── NumberTests.cs │ │ │ │ ├── OpIndexTests.cs │ │ │ │ ├── OptionsTests.cs │ │ │ │ ├── RegisterTests.cs │ │ │ │ ├── SymbolOptionsTests.cs │ │ │ │ └── SymbolResolverTests.cs │ │ │ ├── MiscTests.cs │ │ │ ├── MiscTests2.cs │ │ │ ├── MnemonicOptionsTestsReader.cs │ │ │ ├── Nasm │ │ │ │ ├── FormatterFactory.cs │ │ │ │ ├── FormatterTest16.cs │ │ │ │ ├── FormatterTest32.cs │ │ │ │ ├── FormatterTest64.cs │ │ │ │ ├── MiscTests.cs │ │ │ │ ├── NumberTests.cs │ │ │ │ ├── OpIndexTests.cs │ │ │ │ ├── OptionsTests.cs │ │ │ │ ├── RegisterTests.cs │ │ │ │ └── SymbolResolverTests.cs │ │ │ ├── NumberFileReader.cs │ │ │ ├── NumberTests.cs │ │ │ ├── OpIndexTests.cs │ │ │ ├── OptionsParser.cs │ │ │ ├── OptionsProps.cs │ │ │ ├── OptionsTests.cs │ │ │ ├── OptionsTestsReader.cs │ │ │ ├── OptionsTestsUtils.cs │ │ │ ├── RegisterTests.cs │ │ │ ├── SymbolResolverTestCase.cs │ │ │ ├── SymbolResolverTestCases.cs │ │ │ ├── SymbolResolverTestUtils.cs │ │ │ ├── SymbolResolverTests.cs │ │ │ ├── SymbolResolverTestsReader.cs │ │ │ ├── TestSymbolResolver.cs │ │ │ └── Utils.cs │ │ ├── InstructionInfoTests │ │ │ ├── CodeValueTests.cs │ │ │ ├── GetVirtualAddressTests.cs │ │ │ ├── InstructionInfoConstants.cs │ │ │ ├── InstructionInfoTest.cs │ │ │ ├── InstructionInfoTestCase.cs │ │ │ ├── InstructionInfoTestReader.cs │ │ │ ├── InstructionInfoTest_16.cs │ │ │ ├── InstructionInfoTest_32.cs │ │ │ ├── InstructionInfoTest_64.cs │ │ │ ├── MemorySizeExtensionsTests.cs │ │ │ ├── MemorySizeInfoTestCase.cs │ │ │ ├── MemorySizeInfoTestReader.cs │ │ │ ├── MiscTests.cs │ │ │ ├── MiscTestsData.cs │ │ │ ├── RegisterExtensionsTests.cs │ │ │ ├── RegisterInfoTestCase.cs │ │ │ └── RegisterInfoTestReader.cs │ │ ├── InstructionTests │ │ │ ├── CreateTests.cs │ │ │ ├── GetVirtualAddressTests.cs │ │ │ ├── InstructionListTests.cs │ │ │ ├── InstructionTests_Misc.cs │ │ │ └── VATestCaseReader.cs │ │ ├── NumberConverter.cs │ │ ├── PathUtils.cs │ │ ├── SectionFileReader.cs │ │ ├── ToEnumConverter.CC.cs │ │ ├── ToEnumConverter.Code.cs │ │ ├── ToEnumConverter.ConditionCode.cs │ │ ├── ToEnumConverter.CpuidFeature.cs │ │ ├── ToEnumConverter.DecoderError.cs │ │ ├── ToEnumConverter.DecoderOptions.cs │ │ ├── ToEnumConverter.EncodingKind.cs │ │ ├── ToEnumConverter.FlowControl.cs │ │ ├── ToEnumConverter.MemorySize.cs │ │ ├── ToEnumConverter.MemorySizeOptions.cs │ │ ├── ToEnumConverter.Mnemonic.cs │ │ ├── ToEnumConverter.MvexConvFn.cs │ │ ├── ToEnumConverter.MvexTupleTypeLutKind.cs │ │ ├── ToEnumConverter.NumberBase.cs │ │ ├── ToEnumConverter.OpCodeOperandKind.cs │ │ ├── ToEnumConverter.OptionsProps.cs │ │ ├── ToEnumConverter.Register.cs │ │ └── ToEnumConverter.TupleType.cs │ ├── README.md │ └── xunit.runner.json │ ├── Iced.sln │ ├── Iced │ ├── Array2.cs │ ├── Iced.csproj │ ├── Intel │ │ ├── Assembler │ │ │ ├── Assembler.cs │ │ │ ├── Assembler.g.cs │ │ │ ├── AssemblerMemoryOperand.cs │ │ │ ├── AssemblerMemoryOperandFactory.cs │ │ │ ├── AssemblerOperandFlags.cs │ │ │ ├── AssemblerRegister.g.cs │ │ │ ├── AssemblerRegisters.g.cs │ │ │ ├── AssemblerRegisters2.g.cs │ │ │ ├── AssemblerResult.cs │ │ │ ├── Label.cs │ │ │ └── MemoryOperandSize.g.cs │ │ ├── BlockEncoder.cs │ │ ├── BlockEncoderInternal │ │ │ ├── Block.cs │ │ │ ├── CallInstr.cs │ │ │ ├── CodeWriterImpl.cs │ │ │ ├── Instr.cs │ │ │ ├── IpRelMemOpInstr.cs │ │ │ ├── JccInstr.cs │ │ │ ├── JmpInstr.cs │ │ │ ├── SimpleBranchInstr.cs │ │ │ ├── SimpleInstr.cs │ │ │ ├── TargetInstr.cs │ │ │ └── XbeginInstr.cs │ │ ├── ByteArrayCodeReader.cs │ │ ├── Code.g.cs │ │ ├── CodeExtensions.cs │ │ ├── CodeReader.cs │ │ ├── CodeSize.g.cs │ │ ├── CodeWriter.cs │ │ ├── ConditionCode.g.cs │ │ ├── ConstantOffsets.cs │ │ ├── CpuidFeature.g.cs │ │ ├── Decoder.cs │ │ ├── DecoderError.g.cs │ │ ├── DecoderInternal │ │ │ ├── EvexOpCodeHandlerKind.g.cs │ │ │ ├── EvexOpCodeHandlerReader.cs │ │ │ ├── HandlerFlags.g.cs │ │ │ ├── LegacyHandlerFlags.g.cs │ │ │ ├── LegacyOpCodeHandlerKind.g.cs │ │ │ ├── LegacyOpCodeHandlerReader.cs │ │ │ ├── MvexOpCodeHandlerKind.g.cs │ │ │ ├── MvexOpCodeHandlerReader.cs │ │ │ ├── OpCodeHandlers.cs │ │ │ ├── OpCodeHandlersTables_EVEX.cs │ │ │ ├── OpCodeHandlersTables_EVEX.g.cs │ │ │ ├── OpCodeHandlersTables_Legacy.cs │ │ │ ├── OpCodeHandlersTables_Legacy.g.cs │ │ │ ├── OpCodeHandlersTables_MVEX.cs │ │ │ ├── OpCodeHandlersTables_MVEX.g.cs │ │ │ ├── OpCodeHandlersTables_VEX.cs │ │ │ ├── OpCodeHandlersTables_VEX.g.cs │ │ │ ├── OpCodeHandlersTables_XOP.cs │ │ │ ├── OpCodeHandlersTables_XOP.g.cs │ │ │ ├── OpCodeHandlers_D3NOW.cs │ │ │ ├── OpCodeHandlers_EVEX.cs │ │ │ ├── OpCodeHandlers_Fpu.cs │ │ │ ├── OpCodeHandlers_Legacy.cs │ │ │ ├── OpCodeHandlers_MVEX.cs │ │ │ ├── OpCodeHandlers_VEX.cs │ │ │ ├── SerializedDataKind.g.cs │ │ │ ├── TableDeserializer.cs │ │ │ ├── VexOpCodeHandlerKind.g.cs │ │ │ └── VexOpCodeHandlerReader.cs │ │ ├── DecoderOptions.g.cs │ │ ├── Encoder.cs │ │ ├── EncoderCodeExtensions.cs │ │ ├── EncoderException.cs │ │ ├── EncoderInternal │ │ │ ├── EncoderData.g.cs │ │ │ ├── EncoderOpCodeHandler.cs │ │ │ ├── Enums.cs │ │ │ ├── InstructionFormatter.cs │ │ │ ├── OpCodeFormatter.cs │ │ │ ├── OpCodeHandlers.cs │ │ │ ├── OpCodeInfoData.g.cs │ │ │ ├── OpCodeInfos.cs │ │ │ ├── OpCodeInfosEnums.cs │ │ │ ├── OpCodeOperandKinds.g.cs │ │ │ ├── OpHandlers.cs │ │ │ └── OpTables.g.cs │ │ ├── EncodingKind.g.cs │ │ ├── FastFormatter.cs │ │ ├── FastFormatterInternal │ │ │ ├── FastFmtFlags.g.cs │ │ │ ├── FmtData.cs │ │ │ ├── FmtData.g.cs │ │ │ ├── MemorySizes.cs │ │ │ └── Registers.cs │ │ ├── FastFormatterOptions.cs │ │ ├── FastStringOutput.cs │ │ ├── FlowControl.g.cs │ │ ├── Formatter.cs │ │ ├── FormatterConstants.cs │ │ ├── FormatterInternal │ │ │ ├── FormatterString.cs │ │ │ ├── FormatterStringsTable.cs │ │ │ ├── FormatterStringsTable.g.cs │ │ │ ├── FormatterUtils.All.cs │ │ │ ├── FormatterUtils.cs │ │ │ ├── MnemonicCC.cs │ │ │ ├── PseudoOpsKind.g.cs │ │ │ └── RegistersTable.cs │ │ ├── FormatterOptions.cs │ │ ├── FormatterOutput.cs │ │ ├── FormatterTextKind.g.cs │ │ ├── GasFormatter.cs │ │ ├── GasFormatterInternal │ │ │ ├── CtorKind.g.cs │ │ │ ├── InstrInfo.cs │ │ │ ├── InstrInfos.cs │ │ │ ├── InstrInfos.g.cs │ │ │ ├── InstrOpInfoFlags.g.cs │ │ │ ├── MemorySizes.cs │ │ │ ├── Registers.cs │ │ │ └── SizeOverride.g.cs │ │ ├── HexUtils.cs │ │ ├── IFormatterOptionsProvider.cs │ │ ├── ISymbolResolver.cs │ │ ├── IcedConstants.cs │ │ ├── IcedConstants.g.cs │ │ ├── IcedFeatures.cs │ │ ├── Instruction.Create.cs │ │ ├── Instruction.Info.cs │ │ ├── Instruction.VA.cs │ │ ├── Instruction.cs │ │ ├── InstructionInfo.cs │ │ ├── InstructionInfoExtensions.1.cs │ │ ├── InstructionInfoExtensions.2.cs │ │ ├── InstructionInfoExtensions.3.cs │ │ ├── InstructionInfoFactory.cs │ │ ├── InstructionInfoInternal │ │ │ ├── CpuidFeatureInternal.g.cs │ │ │ ├── CpuidFeatureInternalData.cs │ │ │ ├── CpuidFeatureInternalData.g.cs │ │ │ ├── InfoHandlerFlags.cs │ │ │ ├── InstrInfoTable.g.cs │ │ │ ├── RflagsInfoConstants.g.cs │ │ │ └── SimpleList.cs │ │ ├── InstructionList.cs │ │ ├── InstructionListDebugView.cs │ │ ├── InstructionMemorySizes.g.cs │ │ ├── InstructionOpCounts.g.cs │ │ ├── InstructionUtils.cs │ │ ├── IntelFormatter.cs │ │ ├── IntelFormatterInternal │ │ │ ├── BranchSizeInfo.g.cs │ │ │ ├── CtorKind.g.cs │ │ │ ├── InstrInfo.cs │ │ │ ├── InstrInfos.cs │ │ │ ├── InstrInfos.g.cs │ │ │ ├── InstrOpInfoFlags.g.cs │ │ │ ├── MemorySizes.cs │ │ │ ├── Registers.cs │ │ │ └── SizeOverride.g.cs │ │ ├── Internal │ │ │ └── DataReader.cs │ │ ├── MandatoryPrefix.g.cs │ │ ├── MandatoryPrefixByte.g.cs │ │ ├── MasmFormatter.cs │ │ ├── MasmFormatterInternal │ │ │ ├── CtorKind.g.cs │ │ │ ├── InstrInfo.cs │ │ │ ├── InstrInfos.cs │ │ │ ├── InstrInfos.g.cs │ │ │ ├── InstrOpInfoFlags.g.cs │ │ │ ├── MemorySizes.cs │ │ │ └── Registers.cs │ │ ├── MemoryOperand.cs │ │ ├── MemorySize.g.cs │ │ ├── MemorySizeExtensions.2.cs │ │ ├── MemorySizeExtensions.cs │ │ ├── MemorySizeOptions.g.cs │ │ ├── Mnemonic.g.cs │ │ ├── MnemonicUtils.cs │ │ ├── MnemonicUtilsData.g.cs │ │ ├── MvexConvFn.g.cs │ │ ├── MvexEHBit.g.cs │ │ ├── MvexInfo.cs │ │ ├── MvexInfoData.g.cs │ │ ├── MvexInfoFlags1.g.cs │ │ ├── MvexInfoFlags2.g.cs │ │ ├── MvexMemorySizeLut.g.cs │ │ ├── MvexRegMemConv.g.cs │ │ ├── MvexTupleTypeLut.g.cs │ │ ├── MvexTupleTypeLutKind.g.cs │ │ ├── NasmFormatter.cs │ │ ├── NasmFormatterInternal │ │ │ ├── BranchSizeInfo.g.cs │ │ │ ├── CtorKind.g.cs │ │ │ ├── InstrInfo.cs │ │ │ ├── InstrInfos.cs │ │ │ ├── InstrInfos.g.cs │ │ │ ├── InstrOpInfoFlags.g.cs │ │ │ ├── MemorySizes.cs │ │ │ ├── Registers.cs │ │ │ ├── SignExtendInfo.g.cs │ │ │ └── SizeOverride.g.cs │ │ ├── NumberFormatter.cs │ │ ├── OpAccess.g.cs │ │ ├── OpCodeInfo.cs │ │ ├── OpCodeOperandKind.g.cs │ │ ├── OpCodeTableKind.g.cs │ │ ├── OpKind.g.cs │ │ ├── Register.g.cs │ │ ├── RegisterExtensions.1.cs │ │ ├── RegisterExtensions.2.cs │ │ ├── RflagsBits.g.cs │ │ ├── RoundingControl.g.cs │ │ ├── Static.cs │ │ ├── StreamCodeReader.cs │ │ ├── StreamCodeWriter.cs │ │ ├── StringOutput.cs │ │ ├── ThrowHelper.cs │ │ ├── TupleType.g.cs │ │ ├── TupleTypeTable.cs │ │ ├── UsedMemory.cs │ │ ├── UsedRegister.cs │ │ └── VectorLength.g.cs │ ├── InternalsVisibleTo.cs │ ├── NRT.cs │ └── NRT_Helpers.cs │ ├── IcedFuzzer │ ├── IcedFuzzer.Core │ │ ├── Assert.cs │ │ ├── Fuzzer.cs │ │ ├── FuzzerGen.cs │ │ ├── FuzzerOperand.cs │ │ ├── FuzzerOperands.cs │ │ ├── IcedFuzzer.Core.csproj │ │ ├── Instr.cs │ │ ├── InstrGen.cs │ │ ├── InstructionInfo.cs │ │ ├── OpCodeInfoProvider.cs │ │ ├── RegisterInfo.cs │ │ ├── RegisterUtils.cs │ │ └── ThrowHelpers.cs │ ├── IcedFuzzer │ │ ├── IcedFuzzer.csproj │ │ └── Program.cs │ └── README.md │ └── README.md ├── java ├── .gitattributes ├── .gitignore └── iced-x86 │ ├── README.md │ ├── pom.xml │ └── src │ ├── main │ ├── java │ │ └── com │ │ │ └── github │ │ │ └── icedland │ │ │ └── iced │ │ │ └── x86 │ │ │ ├── Code.java │ │ │ ├── CodeSize.java │ │ │ ├── CodeWriter.java │ │ │ ├── ConditionCode.java │ │ │ ├── ConstantOffsets.java │ │ │ ├── CpuidFeature.java │ │ │ ├── EncodingKind.java │ │ │ ├── FlowControl.java │ │ │ ├── FpuStackIncrementInfo.java │ │ │ ├── ICRegister.java │ │ │ ├── ICRegisters.java │ │ │ ├── ICRegistersBND.java │ │ │ ├── ICRegistersCR.java │ │ │ ├── ICRegistersDR.java │ │ │ ├── ICRegistersGPR.java │ │ │ ├── ICRegistersGPR16.java │ │ │ ├── ICRegistersGPR32.java │ │ │ ├── ICRegistersGPR64.java │ │ │ ├── ICRegistersGPR8.java │ │ │ ├── ICRegistersIP.java │ │ │ ├── ICRegistersK.java │ │ │ ├── ICRegistersMM.java │ │ │ ├── ICRegistersST.java │ │ │ ├── ICRegistersSegment.java │ │ │ ├── ICRegistersTMM.java │ │ │ ├── ICRegistersTR.java │ │ │ ├── ICRegistersVec.java │ │ │ ├── ICRegistersXMM.java │ │ │ ├── ICRegistersYMM.java │ │ │ ├── ICRegistersZMM.java │ │ │ ├── Instruction.java │ │ │ ├── InternalInstructionUtils.java │ │ │ ├── MemoryOperand.java │ │ │ ├── MemorySize.java │ │ │ ├── MemorySizeInfo.java │ │ │ ├── Mnemonic.java │ │ │ ├── MvexConvFn.java │ │ │ ├── MvexEHBit.java │ │ │ ├── MvexRegMemConv.java │ │ │ ├── MvexTupleTypeLutKind.java │ │ │ ├── OpKind.java │ │ │ ├── Register.java │ │ │ ├── RegisterInfo.java │ │ │ ├── RepPrefixKind.java │ │ │ ├── RflagsBits.java │ │ │ ├── RoundingControl.java │ │ │ ├── TupleType.java │ │ │ ├── VAGetRegisterValue.java │ │ │ ├── VsibFlags.java │ │ │ ├── asm │ │ │ ├── AsmMemoryOperand.java │ │ │ ├── AsmOperandFlags.java │ │ │ ├── AsmRegister16.java │ │ │ ├── AsmRegister32.java │ │ │ ├── AsmRegister64.java │ │ │ ├── AsmRegister8.java │ │ │ ├── AsmRegisterBND.java │ │ │ ├── AsmRegisterCR.java │ │ │ ├── AsmRegisterDR.java │ │ │ ├── AsmRegisterK.java │ │ │ ├── AsmRegisterMM.java │ │ │ ├── AsmRegisterST.java │ │ │ ├── AsmRegisterSegment.java │ │ │ ├── AsmRegisterTMM.java │ │ │ ├── AsmRegisterTR.java │ │ │ ├── AsmRegisterXMM.java │ │ │ ├── AsmRegisterYMM.java │ │ │ ├── AsmRegisterZMM.java │ │ │ ├── AsmRegisters.java │ │ │ ├── AsmRegistersBND.java │ │ │ ├── AsmRegistersCR.java │ │ │ ├── AsmRegistersDR.java │ │ │ ├── AsmRegistersGPR.java │ │ │ ├── AsmRegistersGPR16.java │ │ │ ├── AsmRegistersGPR32.java │ │ │ ├── AsmRegistersGPR64.java │ │ │ ├── AsmRegistersGPR8.java │ │ │ ├── AsmRegistersIP.java │ │ │ ├── AsmRegistersK.java │ │ │ ├── AsmRegistersMM.java │ │ │ ├── AsmRegistersST.java │ │ │ ├── AsmRegistersSegment.java │ │ │ ├── AsmRegistersTMM.java │ │ │ ├── AsmRegistersTR.java │ │ │ ├── AsmRegistersVec.java │ │ │ ├── AsmRegistersXMM.java │ │ │ ├── AsmRegistersYMM.java │ │ │ ├── AsmRegistersZMM.java │ │ │ ├── CodeAssembler.java │ │ │ ├── CodeAssemblerResult.java │ │ │ ├── CodeLabel.java │ │ │ └── MemoryOperandSize.java │ │ │ ├── dec │ │ │ ├── ByteArrayCodeReader.java │ │ │ ├── CodeReader.java │ │ │ ├── Decoder.java │ │ │ ├── DecoderError.java │ │ │ ├── DecoderOptions.java │ │ │ ├── EvexOpCodeHandlerReader.java │ │ │ ├── LegacyOpCodeHandlerReader.java │ │ │ ├── MvexOpCodeHandlerReader.java │ │ │ ├── OpCodeHandlers.java │ │ │ ├── OpCodeHandlersData_EVEX.java │ │ │ ├── OpCodeHandlersData_Legacy.java │ │ │ ├── OpCodeHandlersData_MVEX.java │ │ │ ├── OpCodeHandlersData_VEX.java │ │ │ ├── OpCodeHandlersData_XOP.java │ │ │ ├── OpCodeHandlersTables_EVEX.java │ │ │ ├── OpCodeHandlersTables_Legacy.java │ │ │ ├── OpCodeHandlersTables_MVEX.java │ │ │ ├── OpCodeHandlersTables_VEX.java │ │ │ ├── OpCodeHandlersTables_XOP.java │ │ │ ├── OpCodeHandlers_D3NOW.java │ │ │ ├── OpCodeHandlers_EVEX.java │ │ │ ├── OpCodeHandlers_Fpu.java │ │ │ ├── OpCodeHandlers_Legacy.java │ │ │ ├── OpCodeHandlers_MVEX.java │ │ │ ├── OpCodeHandlers_VEX.java │ │ │ ├── TableDeserializer.java │ │ │ └── VexOpCodeHandlerReader.java │ │ │ ├── enc │ │ │ ├── Block.java │ │ │ ├── BlockData.java │ │ │ ├── BlockEncoder.java │ │ │ ├── BlockEncoderOptions.java │ │ │ ├── BlockEncoderResult.java │ │ │ ├── CallInstr.java │ │ │ ├── CodeWriterImpl.java │ │ │ ├── Encoder.java │ │ │ ├── EncoderException.java │ │ │ ├── Instr.java │ │ │ ├── InstructionBlock.java │ │ │ ├── InternalEncoderOpCodeHandlers.java │ │ │ ├── InternalOpCodeHandlers.java │ │ │ ├── IpRelMemOpInstr.java │ │ │ ├── JccInstr.java │ │ │ ├── JmpInstr.java │ │ │ ├── Op.java │ │ │ ├── OpCodeHandler.java │ │ │ ├── OpTables.java │ │ │ ├── RelocInfo.java │ │ │ ├── RelocKind.java │ │ │ ├── SimpleBranchInstr.java │ │ │ ├── SimpleInstr.java │ │ │ ├── TargetInstr.java │ │ │ ├── TryEncodeResult.java │ │ │ └── XbeginInstr.java │ │ │ ├── fmt │ │ │ ├── CC_a.java │ │ │ ├── CC_ae.java │ │ │ ├── CC_b.java │ │ │ ├── CC_be.java │ │ │ ├── CC_e.java │ │ │ ├── CC_g.java │ │ │ ├── CC_ge.java │ │ │ ├── CC_l.java │ │ │ ├── CC_le.java │ │ │ ├── CC_ne.java │ │ │ ├── CC_np.java │ │ │ ├── CC_p.java │ │ │ ├── DecoratorKind.java │ │ │ ├── FormatMnemonicOptions.java │ │ │ ├── Formatter.java │ │ │ ├── FormatterOperandOptions.java │ │ │ ├── FormatterOptions.java │ │ │ ├── FormatterOptionsProvider.java │ │ │ ├── FormatterOutput.java │ │ │ ├── FormatterTextKind.java │ │ │ ├── MemorySizeOptions.java │ │ │ ├── NumberBase.java │ │ │ ├── NumberFormattingOptions.java │ │ │ ├── NumberKind.java │ │ │ ├── PrefixKind.java │ │ │ ├── StringOutput.java │ │ │ ├── SymbolFlags.java │ │ │ ├── SymbolResolver.java │ │ │ ├── SymbolResult.java │ │ │ ├── TextInfo.java │ │ │ ├── TextPart.java │ │ │ ├── fast │ │ │ │ ├── FastFmtFlags.java │ │ │ │ ├── FastFormatter.java │ │ │ │ ├── FastFormatterOptions.java │ │ │ │ ├── FastStringOutput.java │ │ │ │ ├── FmtData.java │ │ │ │ ├── MemorySizes.java │ │ │ │ └── Registers.java │ │ │ ├── gas │ │ │ │ ├── CtorKind.java │ │ │ │ ├── GasFormatter.java │ │ │ │ ├── InstrInfo.java │ │ │ │ ├── InstrInfos.java │ │ │ │ ├── InstrOpInfoFlags.java │ │ │ │ ├── InstrOpKind.java │ │ │ │ ├── MemorySizes.java │ │ │ │ ├── Registers.java │ │ │ │ └── SizeOverride.java │ │ │ ├── intel │ │ │ │ ├── BranchSizeInfo.java │ │ │ │ ├── CtorKind.java │ │ │ │ ├── InstrInfo.java │ │ │ │ ├── InstrInfos.java │ │ │ │ ├── InstrOpInfoFlags.java │ │ │ │ ├── InstrOpKind.java │ │ │ │ ├── IntelFormatter.java │ │ │ │ ├── MemorySizes.java │ │ │ │ ├── Registers.java │ │ │ │ └── SizeOverride.java │ │ │ ├── masm │ │ │ │ ├── CtorKind.java │ │ │ │ ├── InstrInfo.java │ │ │ │ ├── InstrInfos.java │ │ │ │ ├── InstrOpInfoFlags.java │ │ │ │ ├── InstrOpKind.java │ │ │ │ ├── MasmFormatter.java │ │ │ │ ├── MemorySizes.java │ │ │ │ └── Registers.java │ │ │ └── nasm │ │ │ │ ├── BranchSizeInfo.java │ │ │ │ ├── CtorKind.java │ │ │ │ ├── FarMemorySizeInfo.java │ │ │ │ ├── InstrInfo.java │ │ │ │ ├── InstrInfos.java │ │ │ │ ├── InstrOpInfoFlags.java │ │ │ │ ├── InstrOpKind.java │ │ │ │ ├── MemorySizeInfo.java │ │ │ │ ├── MemorySizes.java │ │ │ │ ├── NasmFormatter.java │ │ │ │ ├── Registers.java │ │ │ │ ├── SignExtendInfo.java │ │ │ │ └── SizeOverride.java │ │ │ ├── info │ │ │ ├── InstrInfoConstants.java │ │ │ ├── InstructionFormatter.java │ │ │ ├── InstructionInfo.java │ │ │ ├── InstructionInfoFactory.java │ │ │ ├── InstructionInfoOptions.java │ │ │ ├── InternalOpCodeInfos.java │ │ │ ├── MandatoryPrefix.java │ │ │ ├── OpAccess.java │ │ │ ├── OpAccessTables.java │ │ │ ├── OpCodeFormatter.java │ │ │ ├── OpCodeInfo.java │ │ │ ├── OpCodeInfoData.java │ │ │ ├── OpCodeOperandKind.java │ │ │ ├── OpCodeOperandKinds.java │ │ │ ├── OpCodeTableKind.java │ │ │ ├── OpInfo0.java │ │ │ ├── OpInfo1.java │ │ │ ├── OpInfo2.java │ │ │ ├── OpInfo3.java │ │ │ ├── OpInfo4.java │ │ │ ├── UsedMemory.java │ │ │ └── UsedRegister.java │ │ │ └── internal │ │ │ ├── Constants.java │ │ │ ├── DataReader.java │ │ │ ├── IcedConstants.java │ │ │ ├── InstrFlags1.java │ │ │ ├── InstrInfoTable.java │ │ │ ├── InstructionMemorySizes.java │ │ │ ├── InstructionOpCounts.java │ │ │ ├── MandatoryPrefixByte.java │ │ │ ├── MnemonicUtilsData.java │ │ │ ├── MvexInfo.java │ │ │ ├── MvexInfoData.java │ │ │ ├── MvexInfoFlags1.java │ │ │ ├── MvexInfoFlags2.java │ │ │ ├── MvexInstrFlags.java │ │ │ ├── MvexMemorySizeLut.java │ │ │ ├── MvexTupleTypeLut.java │ │ │ ├── ResourceReader.java │ │ │ ├── TupleTypeTable.java │ │ │ ├── VectorLength.java │ │ │ ├── dec │ │ │ ├── EvexOpCodeHandlerKind.java │ │ │ ├── HandlerFlags.java │ │ │ ├── LegacyHandlerFlags.java │ │ │ ├── LegacyOpCodeHandlerKind.java │ │ │ ├── MvexOpCodeHandlerKind.java │ │ │ ├── OpSize.java │ │ │ ├── SerializedDataKind.java │ │ │ ├── StateFlags.java │ │ │ └── VexOpCodeHandlerKind.java │ │ │ ├── enc │ │ │ ├── DisplSize.java │ │ │ ├── EncFlags1.java │ │ │ ├── EncFlags2.java │ │ │ ├── EncFlags3.java │ │ │ ├── EncoderData.java │ │ │ ├── EncoderFlags.java │ │ │ ├── EvexOpCodeTable.java │ │ │ ├── ImmSize.java │ │ │ ├── InstrStrFmtOption.java │ │ │ ├── LBit.java │ │ │ ├── LKind.java │ │ │ ├── LegacyOpCodeTable.java │ │ │ ├── MvexOpCodeTable.java │ │ │ ├── OpCodeInfoFlags1.java │ │ │ ├── OpCodeInfoFlags2.java │ │ │ ├── VexOpCodeTable.java │ │ │ ├── WBit.java │ │ │ └── XopOpCodeTable.java │ │ │ ├── fmt │ │ │ ├── FormatterConstants.java │ │ │ ├── FormatterFlowControl.java │ │ │ ├── FormatterOutputExt.java │ │ │ ├── FormatterString.java │ │ │ ├── FormatterStringsTable.java │ │ │ ├── FormatterUtils.java │ │ │ ├── MnemonicCC.java │ │ │ ├── NumberFormatter.java │ │ │ ├── PseudoOpsKind.java │ │ │ ├── RegistersTable.java │ │ │ └── StringUtils.java │ │ │ └── info │ │ │ ├── CpuidFeatureInternal.java │ │ │ ├── CpuidFeatureInternalData.java │ │ │ ├── ImpliedAccess.java │ │ │ ├── InfoFlags1.java │ │ │ ├── InfoFlags2.java │ │ │ ├── RflagsInfo.java │ │ │ └── RflagsInfoConstants.java │ └── resources │ │ └── com │ │ └── github │ │ └── icedland │ │ └── iced │ │ └── x86 │ │ ├── InstructionMemorySizes.sizesBcst.bin │ │ ├── InstructionMemorySizes.sizesNormal.bin │ │ ├── InstructionOpCounts.bin │ │ ├── MnemonicUtilsData.bin │ │ ├── MvexInfoData.bin │ │ ├── dec │ │ ├── OpCodeHandlersData_EVEX.bin │ │ ├── OpCodeHandlersData_Legacy.bin │ │ ├── OpCodeHandlersData_MVEX.bin │ │ ├── OpCodeHandlersData_VEX.bin │ │ └── OpCodeHandlersData_XOP.bin │ │ ├── enc │ │ ├── EncoderData.encFlags1.bin │ │ ├── EncoderData.encFlags2.bin │ │ └── EncoderData.encFlags3.bin │ │ ├── fmt │ │ ├── FormatterStringsTable.bin │ │ ├── RegistersTable.bin │ │ ├── fast │ │ │ └── FmtData.bin │ │ ├── gas │ │ │ └── InstrInfos.bin │ │ ├── intel │ │ │ └── InstrInfos.bin │ │ ├── masm │ │ │ └── InstrInfos.bin │ │ └── nasm │ │ │ └── InstrInfos.bin │ │ └── info │ │ ├── InstrInfoTable.bin │ │ ├── OpCodeInfoData.opcFlags1.bin │ │ └── OpCodeInfoData.opcFlags2.bin │ └── test │ └── java │ └── com │ └── github │ └── icedland │ └── iced │ └── x86 │ ├── BitnessUtils.java │ ├── CodeUtils.java │ ├── CodeWriterImpl.java │ ├── DecoderConstants.java │ ├── FileUtils.java │ ├── HexUtils.java │ ├── NumberConverter.java │ ├── PathUtils.java │ ├── SectionFileReader.java │ ├── SectionInfo.java │ ├── StringUtils2.java │ ├── ToCC_a.java │ ├── ToCC_ae.java │ ├── ToCC_b.java │ ├── ToCC_be.java │ ├── ToCC_e.java │ ├── ToCC_g.java │ ├── ToCC_ge.java │ ├── ToCC_l.java │ ├── ToCC_le.java │ ├── ToCC_ne.java │ ├── ToCC_np.java │ ├── ToCC_p.java │ ├── ToCode.java │ ├── ToConditionCode.java │ ├── ToCpuidFeature.java │ ├── ToDecoderError.java │ ├── ToDecoderOptions.java │ ├── ToEncodingKind.java │ ├── ToFlowControl.java │ ├── ToMemorySize.java │ ├── ToMemorySizeOptions.java │ ├── ToMnemonic.java │ ├── ToMvexConvFn.java │ ├── ToMvexTupleTypeLutKind.java │ ├── ToNumberBase.java │ ├── ToOpCodeOperandKind.java │ ├── ToOptionsProps.java │ ├── ToRegister.java │ ├── ToTupleType.java │ ├── asm │ ├── AssemblerLabelTests.java │ ├── AssemblerMultiByteNopTests.java │ ├── AssemblerRegisterTests.java │ ├── CodeAssembler16Gen4Tests.java │ ├── CodeAssembler16GenATests.java │ ├── CodeAssembler16GenBTests.java │ ├── CodeAssembler16GenCTests.java │ ├── CodeAssembler16GenDTests.java │ ├── CodeAssembler16GenETests.java │ ├── CodeAssembler16GenFTests.java │ ├── CodeAssembler16GenGTests.java │ ├── CodeAssembler16GenHTests.java │ ├── CodeAssembler16GenITests.java │ ├── CodeAssembler16GenJTests.java │ ├── CodeAssembler16GenKTests.java │ ├── CodeAssembler16GenLTests.java │ ├── CodeAssembler16GenMTests.java │ ├── CodeAssembler16GenNTests.java │ ├── CodeAssembler16GenOTests.java │ ├── CodeAssembler16GenPTests.java │ ├── CodeAssembler16GenRTests.java │ ├── CodeAssembler16GenSTests.java │ ├── CodeAssembler16GenTTests.java │ ├── CodeAssembler16GenUTests.java │ ├── CodeAssembler16GenVTests.java │ ├── CodeAssembler16GenWTests.java │ ├── CodeAssembler16GenXTests.java │ ├── CodeAssembler16GenZTests.java │ ├── CodeAssembler16Tests.java │ ├── CodeAssembler32Gen4Tests.java │ ├── CodeAssembler32GenATests.java │ ├── CodeAssembler32GenBTests.java │ ├── CodeAssembler32GenCTests.java │ ├── CodeAssembler32GenDTests.java │ ├── CodeAssembler32GenETests.java │ ├── CodeAssembler32GenFTests.java │ ├── CodeAssembler32GenGTests.java │ ├── CodeAssembler32GenHTests.java │ ├── CodeAssembler32GenITests.java │ ├── CodeAssembler32GenJTests.java │ ├── CodeAssembler32GenKTests.java │ ├── CodeAssembler32GenLTests.java │ ├── CodeAssembler32GenMTests.java │ ├── CodeAssembler32GenNTests.java │ ├── CodeAssembler32GenOTests.java │ ├── CodeAssembler32GenPTests.java │ ├── CodeAssembler32GenRTests.java │ ├── CodeAssembler32GenSTests.java │ ├── CodeAssembler32GenTTests.java │ ├── CodeAssembler32GenUTests.java │ ├── CodeAssembler32GenVTests.java │ ├── CodeAssembler32GenWTests.java │ ├── CodeAssembler32GenXTests.java │ ├── CodeAssembler32GenZTests.java │ ├── CodeAssembler32Tests.java │ ├── CodeAssembler64Gen4Tests.java │ ├── CodeAssembler64GenATests.java │ ├── CodeAssembler64GenBTests.java │ ├── CodeAssembler64GenCTests.java │ ├── CodeAssembler64GenDTests.java │ ├── CodeAssembler64GenETests.java │ ├── CodeAssembler64GenFTests.java │ ├── CodeAssembler64GenGTests.java │ ├── CodeAssembler64GenHTests.java │ ├── CodeAssembler64GenITests.java │ ├── CodeAssembler64GenJTests.java │ ├── CodeAssembler64GenKTests.java │ ├── CodeAssembler64GenLTests.java │ ├── CodeAssembler64GenMTests.java │ ├── CodeAssembler64GenNTests.java │ ├── CodeAssembler64GenOTests.java │ ├── CodeAssembler64GenPTests.java │ ├── CodeAssembler64GenRTests.java │ ├── CodeAssembler64GenSTests.java │ ├── CodeAssembler64GenTTests.java │ ├── CodeAssembler64GenUTests.java │ ├── CodeAssembler64GenVTests.java │ ├── CodeAssembler64GenWTests.java │ ├── CodeAssembler64GenXTests.java │ ├── CodeAssembler64GenZTests.java │ ├── CodeAssembler64Tests.java │ ├── CodeAssemblerTestsBase.java │ └── TestInstrFlags.java │ ├── dec │ ├── CodeValueReader.java │ ├── CodeValueTests.java │ ├── DecoderMemoryTestCase.java │ ├── DecoderTestCase.java │ ├── DecoderTestCases.java │ ├── DecoderTestInfo.java │ ├── DecoderTestOptions.java │ ├── DecoderTestParser.java │ ├── DecoderTestParserConstants.java │ ├── DecoderTestUtils.java │ ├── DecoderTests.java │ ├── MemoryDecoderTestParser.java │ ├── MiscTests.java │ ├── NonDecodedInstructions.java │ └── NonDecodedTestCase.java │ ├── enc │ ├── BlockEncoder16_br8_Tests.java │ ├── BlockEncoder16_call_Tests.java │ ├── BlockEncoder16_jcc_Tests.java │ ├── BlockEncoder16_jmp_Tests.java │ ├── BlockEncoder16_xbegin_Tests.java │ ├── BlockEncoder32_br8_Tests.java │ ├── BlockEncoder32_call_Tests.java │ ├── BlockEncoder32_jcc_Tests.java │ ├── BlockEncoder32_jmp_Tests.java │ ├── BlockEncoder32_xbegin_Tests.java │ ├── BlockEncoder64_br8_Tests.java │ ├── BlockEncoder64_call_Tests.java │ ├── BlockEncoder64_iprel_Tests.java │ ├── BlockEncoder64_jcc_Tests.java │ ├── BlockEncoder64_jkcc_Tests.java │ ├── BlockEncoder64_jmp_Tests.java │ ├── BlockEncoder64_xbegin_Tests.java │ ├── BlockEncoderMiscTests.java │ ├── BlockEncoderTests.java │ ├── DecEncTests.java │ ├── EncoderTests.java │ └── MiscTests.java │ ├── fmt │ ├── FastFormatterFactory.java │ ├── FastStringOutputTests.java │ ├── FmtFileUtils.java │ ├── FormatterOptionsTests.java │ ├── FormatterTestCase.java │ ├── FormatterTestCases.java │ ├── FormatterTestUtils.java │ ├── FormatterTests.java │ ├── GasFormatterFactory.java │ ├── IntelFormatterFactory.java │ ├── MasmFormatterFactory.java │ ├── Misc2Tests.java │ ├── MiscTests.java │ ├── MnemonicOptionsDict.java │ ├── MnemonicOptionsTestCase.java │ ├── MnemonicOptionsTestsReader.java │ ├── NasmFormatterFactory.java │ ├── NumberFileReader.java │ ├── NumberTests.java │ ├── OpIndexTests.java │ ├── OptionsParser.java │ ├── OptionsProps.java │ ├── OptionsPropsUtils.java │ ├── OptionsTestCase.java │ ├── OptionsTests.java │ ├── OptionsTestsReader.java │ ├── OptionsTestsUtils.java │ ├── RegisterTests.java │ ├── SymbolResolverDicts.java │ ├── SymbolResolverTestCase.java │ ├── SymbolResolverTestCases.java │ ├── SymbolResolverTestUtils.java │ ├── SymbolResolverTests.java │ ├── SymbolResolverTestsReader.java │ ├── SymbolResultTestCase.java │ ├── TestNumber.java │ ├── TestNumberKind.java │ ├── TestSymbolResolver.java │ ├── Utils.java │ └── masm │ │ ├── SymbolOptionsTestCase.java │ │ ├── SymbolOptionsTests.java │ │ ├── SymbolOptionsTestsReader.java │ │ ├── SymbolTestFlags.java │ │ └── SymbolTestFlagsDict.java │ ├── info │ ├── CodeValueTests.java │ ├── GetVirtualAddressTests.java │ ├── InstrInfoDicts.java │ ├── InstructionInfoKeys.java │ ├── InstructionInfoTestCase.java │ ├── InstructionInfoTestReader.java │ ├── InstructionInfoTests.java │ ├── MemorySizeExtensionsTests.java │ ├── MemorySizeFlags.java │ ├── MemorySizeInfoTestCase.java │ ├── MemorySizeInfoTestReader.java │ ├── MiscInstrInfoTestConstants.java │ ├── MiscSectionNames.java │ ├── MiscTests.java │ ├── MiscTestsData.java │ ├── OpCodeInfoDicts.java │ ├── OpCodeInfoFlags.java │ ├── OpCodeInfoKeys.java │ ├── OpCodeInfoTestCase.java │ ├── OpCodeInfoTestCases.java │ ├── OpCodeInfoTestCasesReader.java │ ├── OpCodeInfoTests.java │ ├── RegisterExtensionsTests.java │ ├── RegisterFlags.java │ ├── RegisterInfoTestCase.java │ ├── RegisterInfoTestReader.java │ └── RflagsBitsConstants.java │ └── instr │ ├── CreateTests.java │ ├── GetVirtualAddressTests.java │ ├── MiscTests.java │ ├── VAGetRegisterValueImpl.java │ ├── VARegisterValue.java │ ├── VATestCaseReader.java │ ├── VirtualAddressTestCase.java │ └── VirtualAddressTestCases.java └── rust ├── .gitignore ├── Cargo.toml ├── iced-x86-fzgt ├── Cargo.toml └── src │ └── main.rs ├── iced-x86-js ├── Cargo.toml ├── README.md └── src │ ├── block_encoder.rs │ ├── block_encoder_options.rs │ ├── cc.rs │ ├── code.rs │ ├── code_ext.rs │ ├── code_size.rs │ ├── condition_code.rs │ ├── constant_offsets.rs │ ├── cpuid_feature.rs │ ├── decoder.rs │ ├── decoder_error.rs │ ├── decoder_options.rs │ ├── encoder.rs │ ├── encoding_kind.rs │ ├── ex_utils.rs │ ├── fast_fmt.rs │ ├── flow_control.rs │ ├── format_mnemonic_options.rs │ ├── formatter.rs │ ├── info.rs │ ├── instruction.rs │ ├── lib.rs │ ├── mandatory_prefix.rs │ ├── memory_operand.rs │ ├── memory_size.rs │ ├── memory_size_ext.rs │ ├── memory_size_options.rs │ ├── mnemonic.rs │ ├── mvex_cvt_fn.rs │ ├── mvex_eh_bit.rs │ ├── mvex_rm_conv.rs │ ├── mvex_tt_lut.rs │ ├── op_access.rs │ ├── op_code_info.rs │ ├── op_code_operand_kind.rs │ ├── op_code_table_kind.rs │ ├── op_kind.rs │ ├── register.rs │ ├── register_ext.rs │ ├── rep_prefix_kind.rs │ ├── rflags_bits.rs │ ├── rounding_control.rs │ ├── tests │ ├── .gitignore │ ├── block_encoder.test.js │ ├── decoder.test.js │ ├── encoder.test.js │ ├── fast_formatter.test.js │ ├── formatter.test.js │ ├── info.test.js │ ├── instruction.test.js │ ├── memory_size_ext.test.js │ ├── op_code_info.test.js │ ├── package.json │ └── register_ext.test.js │ └── tuple_type.rs ├── iced-x86-lua ├── .cargo │ └── config.toml ├── Cargo.toml ├── README.md ├── iced_x86-1.21.0-1.rockspec ├── lua │ ├── BlockEncoderOptions.lua │ ├── CC_a.lua │ ├── CC_ae.lua │ ├── CC_b.lua │ ├── CC_be.lua │ ├── CC_e.lua │ ├── CC_g.lua │ ├── CC_ge.lua │ ├── CC_l.lua │ ├── CC_le.lua │ ├── CC_ne.lua │ ├── CC_np.lua │ ├── CC_p.lua │ ├── Code.lua │ ├── CodeSize.lua │ ├── ConditionCode.lua │ ├── CpuidFeature.lua │ ├── DecoderError.lua │ ├── DecoderOptions.lua │ ├── EncodingKind.lua │ ├── FlowControl.lua │ ├── FormatMnemonicOptions.lua │ ├── FormatterSyntax.lua │ ├── MandatoryPrefix.lua │ ├── MemorySize.lua │ ├── MemorySizeOptions.lua │ ├── Mnemonic.lua │ ├── MvexConvFn.lua │ ├── MvexEHBit.lua │ ├── MvexRegMemConv.lua │ ├── MvexTupleTypeLutKind.lua │ ├── OpAccess.lua │ ├── OpCodeOperandKind.lua │ ├── OpCodeTableKind.lua │ ├── OpKind.lua │ ├── Register.lua │ ├── RepPrefixKind.lua │ ├── RflagsBits.lua │ ├── RoundingControl.lua │ ├── TupleType.lua │ └── types │ │ └── iced_x86 │ │ ├── BlockEncoder.lua │ │ ├── ConstantOffsets.lua │ │ ├── Decoder.lua │ │ ├── Encoder.lua │ │ ├── Formatter.lua │ │ ├── FpuStackIncrementInfo.lua │ │ ├── Instruction.lua │ │ ├── MemoryOperand.lua │ │ ├── MemorySizeExt.lua │ │ ├── MemorySizeInfo.lua │ │ ├── OpCodeInfo.lua │ │ ├── RegisterExt.lua │ │ ├── RegisterInfo.lua │ │ ├── UsedMemory.lua │ │ └── UsedRegister.lua ├── luarocks-build-unix.sh ├── src │ ├── blk_enc.rs │ ├── coffs.rs │ ├── dec.rs │ ├── enc.rs │ ├── enum_utils.rs │ ├── fmt.rs │ ├── fpui.rs │ ├── grp_idx.rs │ ├── info │ │ ├── mem.rs │ │ ├── mod.rs │ │ └── regs.rs │ ├── instr.rs │ ├── lib.rs │ ├── lua_macros.rs │ ├── mem_op.rs │ ├── memi.rs │ ├── memx.rs │ ├── opci.rs │ ├── regi.rs │ ├── regx.rs │ └── ud.rs ├── stylua.toml └── tests │ ├── block_encoder_spec.lua │ ├── decoder_spec.lua │ ├── encoder_spec.lua │ ├── formatter_gas_spec.lua │ ├── formatter_intel_spec.lua │ ├── formatter_masm_spec.lua │ ├── formatter_nasm_spec.lua │ ├── formatter_spec.lua │ ├── iced_test_utils.lua │ ├── instruction_create_spec.lua │ ├── instruction_spec.lua │ ├── memory_operand_spec.lua │ ├── memory_size_spec.lua │ ├── op_code_info_spec.lua │ └── register_spec.lua ├── iced-x86-py ├── .gitignore ├── Cargo.toml ├── LICENSE.txt ├── MANIFEST.in ├── README.md ├── build-wheels.sh ├── docs │ ├── .gitignore │ ├── conf.py │ ├── index.rst │ └── src │ │ ├── BlockEncoder.rst │ │ ├── CC_a.rst │ │ ├── CC_ae.rst │ │ ├── CC_b.rst │ │ ├── CC_be.rst │ │ ├── CC_e.rst │ │ ├── CC_g.rst │ │ ├── CC_ge.rst │ │ ├── CC_l.rst │ │ ├── CC_le.rst │ │ ├── CC_ne.rst │ │ ├── CC_np.rst │ │ ├── CC_p.rst │ │ ├── Code.rst │ │ ├── CodeSize.rst │ │ ├── ConditionCode.rst │ │ ├── ConstantOffsets.rst │ │ ├── CpuidFeature.rst │ │ ├── Decoder.rst │ │ ├── DecoderError.rst │ │ ├── DecoderOptions.rst │ │ ├── Encoder.rst │ │ ├── EncodingKind.rst │ │ ├── FastFormatter.rst │ │ ├── FlowControl.rst │ │ ├── FormatMnemonicOptions.rst │ │ ├── Formatter.rst │ │ ├── FormatterSyntax.rst │ │ ├── FpuStackIncrementInfo.rst │ │ ├── Instruction.rst │ │ ├── InstructionInfo.rst │ │ ├── InstructionInfoFactory.rst │ │ ├── MandatoryPrefix.rst │ │ ├── MemoryOperand.rst │ │ ├── MemorySize.rst │ │ ├── MemorySizeExt.rst │ │ ├── MemorySizeInfo.rst │ │ ├── MemorySizeOptions.rst │ │ ├── Mnemonic.rst │ │ ├── MvexConvFn.rst │ │ ├── MvexEHBit.rst │ │ ├── MvexRegMemConv.rst │ │ ├── MvexTupleTypeLutKind.rst │ │ ├── OpAccess.rst │ │ ├── OpCodeInfo.rst │ │ ├── OpCodeOperandKind.rst │ │ ├── OpCodeTableKind.rst │ │ ├── OpKind.rst │ │ ├── Register.rst │ │ ├── RegisterExt.rst │ │ ├── RegisterInfo.rst │ │ ├── RepPrefixKind.rst │ │ ├── RflagsBits.rst │ │ ├── RoundingControl.rst │ │ ├── TupleType.rst │ │ ├── UsedMemory.rst │ │ └── UsedRegister.rst ├── pyproject.toml ├── requirements-dev.txt ├── requirements.txt ├── setup.cfg ├── setup.py ├── src │ ├── block_encoder.rs │ ├── constant_offsets.rs │ ├── decoder.rs │ ├── encoder.rs │ ├── enum_utils.rs │ ├── fast_formatter.rs │ ├── formatter.rs │ ├── iced_x86 │ │ ├── CC_a.py │ │ ├── CC_ae.py │ │ ├── CC_b.py │ │ ├── CC_be.py │ │ ├── CC_e.py │ │ ├── CC_g.py │ │ ├── CC_ge.py │ │ ├── CC_l.py │ │ ├── CC_le.py │ │ ├── CC_ne.py │ │ ├── CC_np.py │ │ ├── CC_p.py │ │ ├── Code.py │ │ ├── CodeSize.py │ │ ├── ConditionCode.py │ │ ├── CpuidFeature.py │ │ ├── DecoderError.py │ │ ├── DecoderOptions.py │ │ ├── EncodingKind.py │ │ ├── FlowControl.py │ │ ├── FormatMnemonicOptions.py │ │ ├── FormatterSyntax.py │ │ ├── MandatoryPrefix.py │ │ ├── MemorySize.py │ │ ├── MemorySizeOptions.py │ │ ├── Mnemonic.py │ │ ├── MvexConvFn.py │ │ ├── MvexEHBit.py │ │ ├── MvexRegMemConv.py │ │ ├── MvexTupleTypeLutKind.py │ │ ├── OpAccess.py │ │ ├── OpCodeOperandKind.py │ │ ├── OpCodeTableKind.py │ │ ├── OpKind.py │ │ ├── Register.py │ │ ├── RepPrefixKind.py │ │ ├── RflagsBits.py │ │ ├── RoundingControl.py │ │ ├── TupleType.py │ │ ├── __init__.py │ │ ├── _iced_x86_py.pyi │ │ └── py.typed │ ├── info.rs │ ├── instruction.rs │ ├── lib.rs │ ├── memory_operand.rs │ ├── memory_size_ext.rs │ ├── memory_size_info.rs │ ├── op_code_info.rs │ ├── register_ext.rs │ ├── register_info.rs │ └── utils.rs ├── tests │ ├── block_encoder_test.py │ ├── decoder_test.py │ ├── encoder_test.py │ ├── fast_formatter_test.py │ ├── formatter_gas_test.py │ ├── formatter_intel_test.py │ ├── formatter_masm_test.py │ ├── formatter_nasm_test.py │ ├── formatter_test.py │ ├── info_test.py │ ├── instr_create_test.py │ ├── instruction_test.py │ ├── memory_operand_test.py │ ├── memory_size_test.py │ ├── op_code_info_test.py │ └── register_test.py └── tox.ini ├── iced-x86 ├── Cargo.toml ├── README.md └── src │ ├── block_enc.rs │ ├── block_enc │ ├── block.rs │ ├── enums.rs │ ├── instr │ │ ├── call_instr.rs │ │ ├── ip_relmem_instr.rs │ │ ├── jcc_instr.rs │ │ ├── jmp_instr.rs │ │ ├── mod.rs │ │ ├── simple_br_instr.rs │ │ ├── simple_instr.rs │ │ └── xbegin_instr.rs │ └── tests │ │ ├── br8_16.rs │ │ ├── br8_32.rs │ │ ├── br8_64.rs │ │ ├── call_16.rs │ │ ├── call_32.rs │ │ ├── call_64.rs │ │ ├── ip_rel_64.rs │ │ ├── jcc_16.rs │ │ ├── jcc_32.rs │ │ ├── jcc_64.rs │ │ ├── jkcc_64.rs │ │ ├── jmp_16.rs │ │ ├── jmp_32.rs │ │ ├── jmp_64.rs │ │ ├── misc.rs │ │ ├── mod.rs │ │ ├── xbegin_16.rs │ │ ├── xbegin_32.rs │ │ └── xbegin_64.rs │ ├── code.rs │ ├── code_asm.rs │ ├── code_asm │ ├── asm_traits.rs │ ├── code_asm_methods.rs │ ├── fn_asm_impl.rs │ ├── fn_asm_pub.rs │ ├── mem.rs │ ├── op_state.rs │ ├── reg.rs │ ├── registers.rs │ └── tests │ │ ├── instr16.rs │ │ ├── instr32.rs │ │ ├── instr64.rs │ │ └── mod.rs │ ├── constant_offsets.rs │ ├── data_reader.rs │ ├── decoder.rs │ ├── decoder │ ├── enums.rs │ ├── handlers.rs │ ├── handlers │ │ ├── d3now.rs │ │ ├── evex.rs │ │ ├── fpu.rs │ │ ├── legacy.rs │ │ ├── mvex.rs │ │ ├── tables.rs │ │ └── vex.rs │ ├── table_de │ │ ├── data_evex.rs │ │ ├── data_legacy.rs │ │ ├── data_mvex.rs │ │ ├── data_vex.rs │ │ ├── data_xop.rs │ │ ├── enums.rs │ │ ├── evex_reader.rs │ │ ├── legacy_reader.rs │ │ ├── mod.rs │ │ ├── mvex_reader.rs │ │ └── vex_reader.rs │ └── tests │ │ ├── decoder_mem_test_case.rs │ │ ├── decoder_test_case.rs │ │ ├── enums.rs │ │ ├── mem_test_parser.rs │ │ ├── misc_tests.rs │ │ ├── mod.rs │ │ ├── serde_tests.rs │ │ ├── test_cases.rs │ │ ├── test_parser.rs │ │ └── test_utils.rs │ ├── encoder.rs │ ├── encoder │ ├── encoder_data.rs │ ├── enums.rs │ ├── handlers_table.rs │ ├── instruction_fmt.rs │ ├── mem_op.rs │ ├── mnemonic_str_tbl.rs │ ├── op_code.rs │ ├── op_code_data.rs │ ├── op_code_fmt.rs │ ├── op_code_handler.rs │ ├── op_code_tbl.rs │ ├── op_kind_tables.rs │ ├── ops.rs │ ├── ops_tables.rs │ └── tests │ │ ├── create.rs │ │ ├── dec_enc.rs │ │ ├── mod.rs │ │ ├── non_decoded_tests.rs │ │ ├── op_code_test_case.rs │ │ └── op_code_test_case_parser.rs │ ├── enums.rs │ ├── formatter │ ├── enums.rs │ ├── enums_shared.rs │ ├── fast.rs │ ├── fast │ │ ├── enums.rs │ │ ├── fmt_data.rs │ │ ├── fmt_tbl.rs │ │ ├── mem_size_tbl.rs │ │ ├── options.rs │ │ ├── pseudo_ops_fast.rs │ │ ├── regs.rs │ │ ├── tests │ │ │ ├── fmt_factory.rs │ │ │ ├── misc.rs │ │ │ ├── mod.rs │ │ │ ├── not_fast_fmt.rs │ │ │ ├── options.rs │ │ │ └── symres.rs │ │ ├── trait_options.rs │ │ └── trait_options_fast_fmt.rs │ ├── fmt_consts.rs │ ├── fmt_opt_provider.rs │ ├── fmt_opts.rs │ ├── fmt_utils.rs │ ├── fmt_utils_all.rs │ ├── gas.rs │ ├── gas │ │ ├── enums.rs │ │ ├── fmt_data.rs │ │ ├── fmt_tbl.rs │ │ ├── info.rs │ │ ├── mem_size_tbl.rs │ │ ├── regs.rs │ │ └── tests │ │ │ ├── fmt_factory.rs │ │ │ ├── misc.rs │ │ │ ├── mod.rs │ │ │ ├── number.rs │ │ │ ├── options.rs │ │ │ ├── registers.rs │ │ │ └── symres.rs │ ├── intel.rs │ ├── intel │ │ ├── enums.rs │ │ ├── fmt_data.rs │ │ ├── fmt_tbl.rs │ │ ├── info.rs │ │ ├── mem_size_tbl.rs │ │ └── tests │ │ │ ├── fmt_factory.rs │ │ │ ├── misc.rs │ │ │ ├── mod.rs │ │ │ ├── number.rs │ │ │ ├── options.rs │ │ │ ├── registers.rs │ │ │ └── symres.rs │ ├── masm.rs │ ├── masm │ │ ├── enums.rs │ │ ├── fmt_data.rs │ │ ├── fmt_tbl.rs │ │ ├── info.rs │ │ ├── mem_size_tbl.rs │ │ └── tests │ │ │ ├── fmt_factory.rs │ │ │ ├── misc.rs │ │ │ ├── mod.rs │ │ │ ├── number.rs │ │ │ ├── options.rs │ │ │ ├── registers.rs │ │ │ ├── sym_opts.rs │ │ │ ├── sym_opts_parser.rs │ │ │ └── symres.rs │ ├── mod.rs │ ├── nasm.rs │ ├── nasm │ │ ├── enums.rs │ │ ├── fmt_data.rs │ │ ├── fmt_tbl.rs │ │ ├── info.rs │ │ ├── mem_size_tbl.rs │ │ ├── regs.rs │ │ └── tests │ │ │ ├── fmt_factory.rs │ │ │ ├── misc.rs │ │ │ ├── mod.rs │ │ │ ├── number.rs │ │ │ ├── options.rs │ │ │ ├── registers.rs │ │ │ └── symres.rs │ ├── num_fmt.rs │ ├── num_fmt_opts.rs │ ├── pseudo_ops.rs │ ├── regs_tbl.rs │ ├── regs_tbl_ls.rs │ ├── string_output.rs │ ├── strings_data.rs │ ├── strings_tbl.rs │ ├── symres.rs │ └── tests │ │ ├── enums.rs │ │ ├── instr_infos.rs │ │ ├── misc.rs │ │ ├── misc2.rs │ │ ├── mnemonic_opts_parser.rs │ │ ├── mod.rs │ │ ├── number.rs │ │ ├── opt_value.rs │ │ ├── options.rs │ │ ├── options_parser.rs │ │ ├── options_test_case_parser.rs │ │ ├── opts_info.rs │ │ ├── opts_infos.rs │ │ ├── registers.rs │ │ ├── sym_res.rs │ │ ├── sym_res_test_case.rs │ │ └── sym_res_test_parser.rs │ ├── iced_constants.rs │ ├── iced_error.rs │ ├── iced_features.rs │ ├── info │ ├── cpuid_table.rs │ ├── enums.rs │ ├── factory.rs │ ├── info_table.rs │ ├── mod.rs │ ├── rflags_table.rs │ └── tests │ │ ├── constants.rs │ │ ├── info_test_case.rs │ │ ├── mem_size_test_case.rs │ │ ├── mem_size_test_parser.rs │ │ ├── misc_test_data.rs │ │ ├── mod.rs │ │ ├── reg_info_test_case.rs │ │ ├── reg_test_parser.rs │ │ ├── test_parser.rs │ │ └── va.rs │ ├── instruction.rs │ ├── instruction_create.rs │ ├── instruction_internal.rs │ ├── instruction_memory_sizes.rs │ ├── instruction_op_counts.rs │ ├── lib.rs │ ├── memory_size.rs │ ├── mnemonic.rs │ ├── mnemonics.rs │ ├── mvex │ ├── mod.rs │ ├── mvex_data.rs │ ├── mvex_info.rs │ ├── mvex_memsz_lut.rs │ └── mvex_tt_lut.rs │ ├── register.rs │ ├── test │ ├── instr_misc.rs │ ├── mod.rs │ ├── reg.rs │ ├── va.rs │ ├── va_test_case.rs │ ├── va_test_cases.rs │ └── va_test_parser.rs │ ├── test_utils │ ├── decoder_constants.rs │ ├── from_str_conv │ │ ├── cc_table.rs │ │ ├── code_table.rs │ │ ├── condition_code_table.rs │ │ ├── cpuid_feature_table.rs │ │ ├── decoder_error_table.rs │ │ ├── decoder_options_table.rs │ │ ├── encoding_kind_table.rs │ │ ├── flow_control_table.rs │ │ ├── ignored_code_table.rs │ │ ├── memory_size_options_table.rs │ │ ├── memory_size_table.rs │ │ ├── mnemonic_table.rs │ │ ├── mod.rs │ │ ├── mvex_conv_fn_table.rs │ │ ├── mvex_tt_lut_kind_table.rs │ │ ├── number_base_table.rs │ │ ├── op_code_operand_kind_table.rs │ │ ├── options_props_table.rs │ │ ├── register_table.rs │ │ └── tuple_type_table.rs │ ├── mod.rs │ └── section_file_reader.rs │ └── tuple_type_tbl.rs ├── loona ├── Cargo.toml ├── build.rs └── src │ ├── error.rs │ ├── lib.rs │ ├── libc.rs │ ├── lua.rs │ ├── lua_api.rs │ ├── lua_api │ ├── lua5_1.rs │ ├── lua5_2.rs │ ├── lua5_3.rs │ └── lua5_4.rs │ ├── macros.rs │ ├── prelude.rs │ └── tofrom.rs ├── pylintrc └── rustfmt.toml /.editorconfig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/.editorconfig -------------------------------------------------------------------------------- /.github/codecov.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/.github/codecov.yml -------------------------------------------------------------------------------- /.github/dependabot.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/.github/dependabot.yml -------------------------------------------------------------------------------- /.github/workflows/build.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/.github/workflows/build.yml -------------------------------------------------------------------------------- /.github/workflows/release.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/.github/workflows/release.yml -------------------------------------------------------------------------------- /.gitignore: -------------------------------------------------------------------------------- 1 | .vscode/ 2 | coverage.info 3 | /cov-out/ 4 | -------------------------------------------------------------------------------- /LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/LICENSE.txt -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/README.md -------------------------------------------------------------------------------- /logo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/logo.png -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/Code.32Only.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/Code.32Only.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/Code.64Only.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/Code.64Only.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/Code.NotDecoded.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/Code.NotDecoded.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/Code.NotDecoded32Only.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/Code.NotDecoded32Only.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/Code.NotDecoded64Only.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/Code.NotDecoded64Only.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTest16.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTest16.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTest32.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTest32.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTest64.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTest64.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTestMisc16.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTestMisc16.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTestMisc32.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTestMisc32.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/DecoderTestMisc64.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/DecoderTestMisc64.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/MemoryTest16.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/MemoryTest16.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/MemoryTest32.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/MemoryTest32.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Decoder/MemoryTest64.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Decoder/MemoryTest64.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Encoder/OpCodeInfos.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Encoder/OpCodeInfos.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Options2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Options2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/OptionsResult2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/OptionsResult2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test16_Default.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test16_Default.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test16_Inverted.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test16_Inverted.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test16_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test16_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test32_Default.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test32_Default.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test32_Inverted.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test32_Inverted.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test32_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test32_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test64_Default.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test64_Default.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test64_Inverted.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test64_Inverted.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Fast/Test64_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Fast/Test64_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/MnemonicOptions.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/MnemonicOptions.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Options2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Options2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/OptionsResult.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/OptionsResult.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/OptionsResult2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/OptionsResult2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/RegisterTests_1.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/RegisterTests_1.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/RegisterTests_2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/RegisterTests_2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test16_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test16_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test16_NoSuffix.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test16_NoSuffix.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test32_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test32_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test32_NoSuffix.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test32_NoSuffix.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test64_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test64_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Gas/Test64_NoSuffix.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Gas/Test64_NoSuffix.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/InstructionInfos16.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/InstructionInfos16.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/InstructionInfos32.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/InstructionInfos32.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/InstructionInfos64.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/InstructionInfos64.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/Options2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/Options2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/OptionsResult.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/OptionsResult.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/OptionsResult2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/OptionsResult2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/RegisterTests.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/RegisterTests.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/Test16_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/Test16_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/Test32_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/Test32_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Intel/Test64_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Intel/Test64_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/MnemonicOptions.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/MnemonicOptions.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/Options2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/Options2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/OptionsResult.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/OptionsResult.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/OptionsResult2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/OptionsResult2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/RegisterTests.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/RegisterTests.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/SymbolOptions.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/SymbolOptions.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/Test16_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/Test16_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/Test32_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/Test32_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Masm/Test64_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Masm/Test64_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/MnemonicOptions.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/MnemonicOptions.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/Options2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/Options2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/OptionsResult.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/OptionsResult.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/OptionsResult2.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/OptionsResult2.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/RegisterTests.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/RegisterTests.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/Test16_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/Test16_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/Test32_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/Test32_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Nasm/Test64_Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Nasm/Test64_Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Number.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Number.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/NumberTests.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/NumberTests.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Options.Common.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Options.Common.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/Options.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/Options.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/Formatter/SymbolResolverTests.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/Formatter/SymbolResolverTests.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/InstructionInfo/MemorySizeInfo.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/InstructionInfo/MemorySizeInfo.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/InstructionInfo/Misc.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/InstructionInfo/Misc.txt -------------------------------------------------------------------------------- /src/UnitTests/Intel/InstructionInfo/RegisterInfo.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/UnitTests/Intel/InstructionInfo/RegisterInfo.txt -------------------------------------------------------------------------------- /src/csharp/.gitignore: -------------------------------------------------------------------------------- 1 | .vs/ 2 | bin/ 3 | obj/ 4 | -------------------------------------------------------------------------------- /src/csharp/Directory.Build.props: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Directory.Build.props -------------------------------------------------------------------------------- /src/csharp/Iced.snk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Iced.snk -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Attribute.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Attribute.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/CSharpConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/CSharpConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/CodeComments.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/CodeComments.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/ConstantUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/ConstantUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Constants/ConstantsType.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Constants/ConstantsType.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Constants/EnumUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Constants/EnumUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Decoder/DecoderTable_VEX.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Decoder/DecoderTable_VEX.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Decoder/DecoderTable_XOP.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Decoder/DecoderTable_XOP.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Decoder/DecoderTables.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Decoder/DecoderTables.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Encoder/EncoderGenerator.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Encoder/EncoderGenerator.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Encoder/EncoderTypes.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Encoder/EncoderTypes.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Encoder/EncoderTypesGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Encoder/EncoderTypesGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Encoder/InstrCreateGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Encoder/InstrCreateGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Encoder/OpHandlerKind.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Encoder/OpHandlerKind.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Code.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Code.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/CodeSize.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/CodeSize.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Decoder/OpSize.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Decoder/OpSize.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Decoder/StateFlags.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Decoder/StateFlags.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/DisplSize.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/DisplSize.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/EncFlags2.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/EncFlags2.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/EncFlags3.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/EncFlags3.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/ImmSize.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/ImmSize.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/LBit.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/LBit.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/LKind.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/LKind.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/MvexEHBit.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/MvexEHBit.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/RelocKind.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/RelocKind.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Encoder/WBit.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Encoder/WBit.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/EncodingKind.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/EncodingKind.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/EnumType.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/EnumType.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/EnumUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/EnumUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/EnumsGenerator.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/EnumsGenerator.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Formatter/CC.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Formatter/CC.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/InstrScale.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/InstrScale.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Lua/LuaUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Lua/LuaUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/MemorySize.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/MemorySize.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Mnemonic.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Mnemonic.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/MvexConvDecorator.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/MvexConvDecorator.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/MvexConvFn.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/MvexConvFn.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/MvexRegMemConv.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/MvexRegMemConv.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/OpKind.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/OpKind.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/Register.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/Register.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/RoundingControl.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/RoundingControl.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/TupleType.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/TupleType.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Enums/VectorLength.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Enums/VectorLength.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Formatters/Gas/CtorInfos.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Formatters/Gas/CtorInfos.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Formatters/StringsTable.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Formatters/StringsTable.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Formatters/TableGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Formatters/TableGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/GenTypes.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/GenTypes.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Generator.csproj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Generator.csproj -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/GeneratorAttribute.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/GeneratorAttribute.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/GeneratorConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/GeneratorConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/GeneratorContext.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/GeneratorContext.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IO/BinaryByteTableWriter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IO/BinaryByteTableWriter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IO/ByteTableWriter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IO/ByteTableWriter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IO/FileUpdater.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IO/FileUpdater.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IO/FileUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IO/FileUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IO/FileWriter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IO/FileWriter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/IdentifierConverter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/IdentifierConverter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/InstructionInfo/OpInfo.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/InstructionInfo/OpInfo.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/JavaConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/JavaConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/LanguageDocumentation.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/LanguageDocumentation.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Lua/LuaClass.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Lua/LuaClass.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Lua/LuaClassParser.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Lua/LuaClassParser.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Lua/LuaDocGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Lua/LuaDocGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Python/ParseUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Python/ParseUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Python/PyClass.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Python/PyClass.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Python/PyiDocGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Python/PyiDocGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Misc/Python/PyiGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Misc/Python/PyiGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/NumberFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/NumberFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Program.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Program.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/RustConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/RustConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Static.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Static.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/CodeFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/CodeFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/DictConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/DictConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/ImpliedAccess.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/ImpliedAccess.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/InstructionDef.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/InstructionDef.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/InstructionDefs.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/InstructionDefs.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/InstructionDefs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/InstructionDefs.txt -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/MemorySizeDef.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/MemorySizeDef.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/MemorySizeDefs.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/MemorySizeDefs.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/MemorySizeDefs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/MemorySizeDefs.txt -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/MvexLutData.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/MvexLutData.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/NotDecodedTxtGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/NotDecodedTxtGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/OpCodeDef.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/OpCodeDef.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/OpCodeInfoTxtGen.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/OpCodeInfoTxtGen.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/ParserUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/ParserUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/RegisterConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/RegisterConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/RegisterDef.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/RegisterDef.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/RegisterDefs.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/RegisterDefs.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/RegisterDefs.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/RegisterDefs.txt -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/Tables/TupleTypeTable.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/Tables/TupleTypeTable.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/TargetLanguage.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/TargetLanguage.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/TypeId.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/TypeId.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Generator/TypeIds.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Generator/TypeIds.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/IACT.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/IACT.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/Iced.UnitTests.csproj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/Iced.UnitTests.csproj -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/Intel/BitnessUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/Intel/BitnessUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/Intel/CodeUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/Intel/CodeUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/Intel/PathUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/Intel/PathUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/README.md -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.UnitTests/xunit.runner.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.UnitTests/xunit.runner.json -------------------------------------------------------------------------------- /src/csharp/Intel/Iced.sln: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced.sln -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Array2.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Array2.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Iced.csproj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Iced.csproj -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Assembler/Assembler.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Assembler/Assembler.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Assembler/Assembler.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Assembler/Assembler.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Assembler/Label.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Assembler/Label.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/BlockEncoder.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/BlockEncoder.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/ByteArrayCodeReader.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/ByteArrayCodeReader.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Code.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Code.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/CodeExtensions.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/CodeExtensions.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/CodeReader.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/CodeReader.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/CodeSize.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/CodeSize.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/CodeWriter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/CodeWriter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/ConditionCode.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/ConditionCode.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/ConstantOffsets.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/ConstantOffsets.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/CpuidFeature.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/CpuidFeature.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Decoder.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Decoder.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/DecoderError.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/DecoderError.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/DecoderOptions.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/DecoderOptions.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Encoder.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Encoder.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/EncoderCodeExtensions.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/EncoderCodeExtensions.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/EncoderException.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/EncoderException.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/EncoderInternal/Enums.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/EncoderInternal/Enums.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/EncodingKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/EncodingKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FastFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FastFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FastFormatterOptions.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FastFormatterOptions.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FastStringOutput.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FastStringOutput.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FlowControl.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FlowControl.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Formatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Formatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FormatterConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FormatterConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FormatterOptions.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FormatterOptions.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FormatterOutput.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FormatterOutput.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/FormatterTextKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/FormatterTextKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/GasFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/GasFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/HexUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/HexUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/ISymbolResolver.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/ISymbolResolver.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/IcedConstants.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/IcedConstants.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/IcedConstants.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/IcedConstants.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/IcedFeatures.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/IcedFeatures.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Instruction.Create.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Instruction.Create.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Instruction.Info.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Instruction.Info.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Instruction.VA.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Instruction.VA.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Instruction.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Instruction.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/InstructionInfo.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/InstructionInfo.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/InstructionInfoFactory.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/InstructionInfoFactory.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/InstructionList.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/InstructionList.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/InstructionOpCounts.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/InstructionOpCounts.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/InstructionUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/InstructionUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/IntelFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/IntelFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Internal/DataReader.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Internal/DataReader.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MandatoryPrefix.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MandatoryPrefix.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MandatoryPrefixByte.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MandatoryPrefixByte.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MasmFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MasmFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MemoryOperand.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MemoryOperand.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MemorySize.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MemorySize.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MemorySizeExtensions.2.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MemorySizeExtensions.2.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MemorySizeExtensions.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MemorySizeExtensions.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MemorySizeOptions.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MemorySizeOptions.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Mnemonic.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Mnemonic.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MnemonicUtils.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MnemonicUtils.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MnemonicUtilsData.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MnemonicUtilsData.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexConvFn.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexConvFn.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexEHBit.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexEHBit.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexInfo.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexInfo.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexInfoData.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexInfoData.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexInfoFlags1.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexInfoFlags1.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexInfoFlags2.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexInfoFlags2.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexMemorySizeLut.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexMemorySizeLut.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexRegMemConv.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexRegMemConv.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexTupleTypeLut.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexTupleTypeLut.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/MvexTupleTypeLutKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/MvexTupleTypeLutKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/NasmFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/NasmFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/NumberFormatter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/NumberFormatter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/OpAccess.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/OpAccess.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/OpCodeInfo.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/OpCodeInfo.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/OpCodeOperandKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/OpCodeOperandKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/OpCodeTableKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/OpCodeTableKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/OpKind.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/OpKind.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Register.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Register.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/RegisterExtensions.1.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/RegisterExtensions.1.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/RegisterExtensions.2.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/RegisterExtensions.2.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/RflagsBits.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/RflagsBits.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/RoundingControl.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/RoundingControl.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/Static.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/Static.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/StreamCodeReader.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/StreamCodeReader.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/StreamCodeWriter.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/StreamCodeWriter.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/StringOutput.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/StringOutput.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/ThrowHelper.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/ThrowHelper.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/TupleType.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/TupleType.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/TupleTypeTable.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/TupleTypeTable.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/UsedMemory.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/UsedMemory.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/UsedRegister.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/UsedRegister.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/Intel/VectorLength.g.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/Intel/VectorLength.g.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/InternalsVisibleTo.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/InternalsVisibleTo.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/NRT.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/NRT.cs -------------------------------------------------------------------------------- /src/csharp/Intel/Iced/NRT_Helpers.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/Iced/NRT_Helpers.cs -------------------------------------------------------------------------------- /src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Assert.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Assert.cs -------------------------------------------------------------------------------- /src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Fuzzer.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Fuzzer.cs -------------------------------------------------------------------------------- /src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Instr.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/IcedFuzzer/IcedFuzzer.Core/Instr.cs -------------------------------------------------------------------------------- /src/csharp/Intel/IcedFuzzer/IcedFuzzer/Program.cs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/IcedFuzzer/IcedFuzzer/Program.cs -------------------------------------------------------------------------------- /src/csharp/Intel/IcedFuzzer/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/IcedFuzzer/README.md -------------------------------------------------------------------------------- /src/csharp/Intel/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/csharp/Intel/README.md -------------------------------------------------------------------------------- /src/java/.gitattributes: -------------------------------------------------------------------------------- 1 | *.bin binary 2 | -------------------------------------------------------------------------------- /src/java/.gitignore: -------------------------------------------------------------------------------- 1 | target/ 2 | .classpath 3 | .project 4 | .settings/ 5 | -------------------------------------------------------------------------------- /src/java/iced-x86/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/java/iced-x86/README.md -------------------------------------------------------------------------------- /src/java/iced-x86/pom.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/java/iced-x86/pom.xml -------------------------------------------------------------------------------- /src/rust/.gitignore: -------------------------------------------------------------------------------- 1 | target/ 2 | pkg/ 3 | .vscode 4 | Cargo.lock 5 | -------------------------------------------------------------------------------- /src/rust/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-fzgt/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-fzgt/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-fzgt/src/main.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-fzgt/src/main.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-js/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/README.md -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/block_encoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/block_encoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/block_encoder_options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/block_encoder_options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/cc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/cc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/code.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/code.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/code_ext.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/code_ext.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/code_size.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/code_size.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/condition_code.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/condition_code.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/constant_offsets.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/constant_offsets.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/cpuid_feature.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/cpuid_feature.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/decoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/decoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/decoder_error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/decoder_error.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/decoder_options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/decoder_options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/encoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/encoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/encoding_kind.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/encoding_kind.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/ex_utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/ex_utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/fast_fmt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/fast_fmt.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/flow_control.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/flow_control.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/format_mnemonic_options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/format_mnemonic_options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/formatter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/formatter.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/instruction.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/instruction.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/lib.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mandatory_prefix.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mandatory_prefix.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/memory_operand.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/memory_operand.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/memory_size.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/memory_size.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/memory_size_ext.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/memory_size_ext.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/memory_size_options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/memory_size_options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mnemonic.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mnemonic.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mvex_cvt_fn.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mvex_cvt_fn.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mvex_eh_bit.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mvex_eh_bit.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mvex_rm_conv.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mvex_rm_conv.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/mvex_tt_lut.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/mvex_tt_lut.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/op_access.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/op_access.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/op_code_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/op_code_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/op_code_operand_kind.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/op_code_operand_kind.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/op_code_table_kind.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/op_code_table_kind.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/op_kind.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/op_kind.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/register.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/register.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/register_ext.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/register_ext.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/rep_prefix_kind.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/rep_prefix_kind.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/rflags_bits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/rflags_bits.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/rounding_control.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/rounding_control.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/.gitignore: -------------------------------------------------------------------------------- 1 | package-lock.json 2 | node_modules/ 3 | -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/block_encoder.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/block_encoder.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/decoder.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/decoder.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/encoder.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/encoder.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/fast_formatter.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/fast_formatter.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/formatter.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/formatter.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/info.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/info.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/instruction.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/instruction.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/memory_size_ext.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/memory_size_ext.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/op_code_info.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/op_code_info.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/package.json -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tests/register_ext.test.js: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tests/register_ext.test.js -------------------------------------------------------------------------------- /src/rust/iced-x86-js/src/tuple_type.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-js/src/tuple_type.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/.cargo/config.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/.cargo/config.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/README.md -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/iced_x86-1.21.0-1.rockspec: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/iced_x86-1.21.0-1.rockspec -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/BlockEncoderOptions.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/BlockEncoderOptions.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_a.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_a.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_ae.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_ae.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_b.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_b.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_be.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_be.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_e.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_e.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_g.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_g.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_ge.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_ge.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_l.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_l.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_le.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_le.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_ne.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_ne.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_np.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_np.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CC_p.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CC_p.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/Code.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/Code.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CodeSize.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CodeSize.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/ConditionCode.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/ConditionCode.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/CpuidFeature.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/CpuidFeature.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/DecoderError.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/DecoderError.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/DecoderOptions.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/DecoderOptions.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/EncodingKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/EncodingKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/FlowControl.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/FlowControl.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/FormatMnemonicOptions.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/FormatMnemonicOptions.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/FormatterSyntax.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/FormatterSyntax.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MandatoryPrefix.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MandatoryPrefix.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MemorySize.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MemorySize.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MemorySizeOptions.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MemorySizeOptions.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/Mnemonic.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/Mnemonic.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MvexConvFn.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MvexConvFn.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MvexEHBit.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MvexEHBit.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MvexRegMemConv.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MvexRegMemConv.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/MvexTupleTypeLutKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/MvexTupleTypeLutKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/OpAccess.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/OpAccess.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/OpCodeOperandKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/OpCodeOperandKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/OpCodeTableKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/OpCodeTableKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/OpKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/OpKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/Register.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/Register.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/RepPrefixKind.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/RepPrefixKind.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/RflagsBits.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/RflagsBits.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/RoundingControl.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/RoundingControl.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/TupleType.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/TupleType.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/types/iced_x86/Decoder.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/types/iced_x86/Decoder.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/types/iced_x86/Encoder.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/types/iced_x86/Encoder.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/lua/types/iced_x86/Formatter.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/lua/types/iced_x86/Formatter.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/luarocks-build-unix.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/luarocks-build-unix.sh -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/blk_enc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/blk_enc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/coffs.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/coffs.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/dec.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/dec.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/enc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/enc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/enum_utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/enum_utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/fmt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/fmt.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/fpui.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/fpui.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/grp_idx.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/grp_idx.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/info/mem.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/info/mem.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/info/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/info/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/info/regs.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/info/regs.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/lib.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/lua_macros.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/lua_macros.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/mem_op.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/mem_op.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/memi.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/memi.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/memx.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/memx.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/opci.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/opci.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/regi.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/regi.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/regx.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/regx.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/src/ud.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/src/ud.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/stylua.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/stylua.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/block_encoder_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/block_encoder_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/decoder_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/decoder_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/encoder_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/encoder_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/formatter_gas_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/formatter_gas_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/formatter_intel_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/formatter_intel_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/formatter_masm_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/formatter_masm_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/formatter_nasm_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/formatter_nasm_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/formatter_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/formatter_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/iced_test_utils.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/iced_test_utils.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/instruction_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/instruction_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/memory_operand_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/memory_operand_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/memory_size_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/memory_size_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/op_code_info_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/op_code_info_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-lua/tests/register_spec.lua: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-lua/tests/register_spec.lua -------------------------------------------------------------------------------- /src/rust/iced-x86-py/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/.gitignore -------------------------------------------------------------------------------- /src/rust/iced-x86-py/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-py/LICENSE.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/LICENSE.txt -------------------------------------------------------------------------------- /src/rust/iced-x86-py/MANIFEST.in: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/MANIFEST.in -------------------------------------------------------------------------------- /src/rust/iced-x86-py/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/README.md -------------------------------------------------------------------------------- /src/rust/iced-x86-py/build-wheels.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/build-wheels.sh -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/.gitignore: -------------------------------------------------------------------------------- 1 | _build/ 2 | -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/conf.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/conf.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/index.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/index.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/BlockEncoder.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/BlockEncoder.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_a.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_a.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_ae.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_ae.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_b.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_b.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_be.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_be.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_e.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_e.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_g.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_g.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_ge.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_ge.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_l.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_l.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_le.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_le.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_ne.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_ne.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_np.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_np.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CC_p.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CC_p.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Code.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Code.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CodeSize.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CodeSize.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/ConditionCode.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/ConditionCode.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/ConstantOffsets.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/ConstantOffsets.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/CpuidFeature.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/CpuidFeature.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Decoder.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Decoder.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/DecoderError.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/DecoderError.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/DecoderOptions.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/DecoderOptions.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Encoder.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Encoder.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/EncodingKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/EncodingKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/FastFormatter.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/FastFormatter.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/FlowControl.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/FlowControl.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Formatter.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Formatter.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/FormatterSyntax.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/FormatterSyntax.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Instruction.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Instruction.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/InstructionInfo.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/InstructionInfo.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MandatoryPrefix.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MandatoryPrefix.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MemoryOperand.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MemoryOperand.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MemorySize.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MemorySize.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MemorySizeExt.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MemorySizeExt.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MemorySizeInfo.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MemorySizeInfo.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MemorySizeOptions.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MemorySizeOptions.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Mnemonic.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Mnemonic.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MvexConvFn.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MvexConvFn.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MvexEHBit.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MvexEHBit.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MvexRegMemConv.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MvexRegMemConv.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/MvexTupleTypeLutKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/MvexTupleTypeLutKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/OpAccess.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/OpAccess.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/OpCodeInfo.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/OpCodeInfo.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/OpCodeOperandKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/OpCodeOperandKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/OpCodeTableKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/OpCodeTableKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/OpKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/OpKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/Register.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/Register.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/RegisterExt.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/RegisterExt.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/RegisterInfo.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/RegisterInfo.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/RepPrefixKind.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/RepPrefixKind.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/RflagsBits.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/RflagsBits.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/RoundingControl.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/RoundingControl.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/TupleType.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/TupleType.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/UsedMemory.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/UsedMemory.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/docs/src/UsedRegister.rst: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/docs/src/UsedRegister.rst -------------------------------------------------------------------------------- /src/rust/iced-x86-py/pyproject.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/pyproject.toml -------------------------------------------------------------------------------- /src/rust/iced-x86-py/requirements-dev.txt: -------------------------------------------------------------------------------- 1 | -r requirements.txt 2 | mypy 3 | pylint 4 | sphinx 5 | pytest 6 | -------------------------------------------------------------------------------- /src/rust/iced-x86-py/requirements.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/requirements.txt -------------------------------------------------------------------------------- /src/rust/iced-x86-py/setup.cfg: -------------------------------------------------------------------------------- 1 | [metadata] 2 | license_files = 3 | LICENSE.txt 4 | -------------------------------------------------------------------------------- /src/rust/iced-x86-py/setup.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/setup.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/block_encoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/block_encoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/constant_offsets.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/constant_offsets.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/decoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/decoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/encoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/encoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/enum_utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/enum_utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/fast_formatter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/fast_formatter.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/formatter.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/formatter.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_a.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_a.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_ae.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_ae.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_b.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_b.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_be.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_be.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_e.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_e.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_g.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_g.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_ge.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_ge.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_l.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_l.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_le.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_le.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_ne.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_ne.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_np.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_np.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CC_p.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CC_p.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/Code.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/Code.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CodeSize.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CodeSize.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/ConditionCode.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/ConditionCode.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/CpuidFeature.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/CpuidFeature.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/DecoderError.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/DecoderError.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/DecoderOptions.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/DecoderOptions.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/EncodingKind.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/EncodingKind.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/FlowControl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/FlowControl.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/FormatterSyntax.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/FormatterSyntax.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MandatoryPrefix.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MandatoryPrefix.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MemorySize.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MemorySize.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MemorySizeOptions.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MemorySizeOptions.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/Mnemonic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/Mnemonic.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MvexConvFn.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MvexConvFn.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MvexEHBit.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MvexEHBit.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/MvexRegMemConv.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/MvexRegMemConv.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/OpAccess.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/OpAccess.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/OpCodeOperandKind.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/OpCodeOperandKind.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/OpCodeTableKind.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/OpCodeTableKind.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/OpKind.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/OpKind.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/Register.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/Register.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/RepPrefixKind.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/RepPrefixKind.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/RflagsBits.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/RflagsBits.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/RoundingControl.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/RoundingControl.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/TupleType.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/TupleType.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/__init__.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/_iced_x86_py.pyi: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/iced_x86/_iced_x86_py.pyi -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/iced_x86/py.typed: -------------------------------------------------------------------------------- 1 | -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/instruction.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/instruction.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/lib.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/memory_operand.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/memory_operand.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/memory_size_ext.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/memory_size_ext.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/memory_size_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/memory_size_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/op_code_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/op_code_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/register_ext.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/register_ext.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/register_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/register_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/src/utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/src/utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/block_encoder_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/block_encoder_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/decoder_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/decoder_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/encoder_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/encoder_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/fast_formatter_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/fast_formatter_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/formatter_gas_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/formatter_gas_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/formatter_intel_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/formatter_intel_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/formatter_masm_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/formatter_masm_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/formatter_nasm_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/formatter_nasm_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/formatter_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/formatter_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/info_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/info_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/instr_create_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/instr_create_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/instruction_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/instruction_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/memory_operand_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/memory_operand_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/memory_size_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/memory_size_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/op_code_info_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/op_code_info_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tests/register_test.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tests/register_test.py -------------------------------------------------------------------------------- /src/rust/iced-x86-py/tox.ini: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86-py/tox.ini -------------------------------------------------------------------------------- /src/rust/iced-x86/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/Cargo.toml -------------------------------------------------------------------------------- /src/rust/iced-x86/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/README.md -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/block.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/block.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/call_instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/call_instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/jcc_instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/jcc_instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/jmp_instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/jmp_instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/simple_instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/simple_instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/instr/xbegin_instr.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/instr/xbegin_instr.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/br8_16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/br8_16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/br8_32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/br8_32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/br8_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/br8_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/call_16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/call_16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/call_32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/call_32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/call_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/call_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/ip_rel_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/ip_rel_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jcc_16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jcc_16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jcc_32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jcc_32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jcc_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jcc_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jkcc_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jkcc_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jmp_16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jmp_16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jmp_32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jmp_32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/jmp_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/jmp_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/xbegin_16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/xbegin_16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/xbegin_32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/xbegin_32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/block_enc/tests/xbegin_64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/block_enc/tests/xbegin_64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/asm_traits.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/asm_traits.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/code_asm_methods.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/code_asm_methods.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/fn_asm_impl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/fn_asm_impl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/fn_asm_pub.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/fn_asm_pub.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/mem.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/mem.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/op_state.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/op_state.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/reg.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/reg.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/registers.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/registers.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/tests/instr16.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/tests/instr16.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/tests/instr32.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/tests/instr32.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/tests/instr64.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/tests/instr64.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/code_asm/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/code_asm/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/constant_offsets.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/constant_offsets.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/data_reader.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/data_reader.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/d3now.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/d3now.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/evex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/evex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/fpu.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/fpu.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/legacy.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/legacy.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/mvex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/mvex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/tables.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/tables.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/handlers/vex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/handlers/vex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/data_evex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/data_evex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/data_legacy.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/data_legacy.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/data_mvex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/data_mvex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/data_vex.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/data_vex.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/data_xop.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/data_xop.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/evex_reader.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/evex_reader.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/mvex_reader.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/mvex_reader.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/table_de/vex_reader.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/table_de/vex_reader.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/misc_tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/misc_tests.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/serde_tests.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/serde_tests.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/test_cases.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/test_cases.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/test_parser.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/test_parser.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/decoder/tests/test_utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/decoder/tests/test_utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/encoder_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/encoder_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/handlers_table.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/handlers_table.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/instruction_fmt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/instruction_fmt.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/mem_op.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/mem_op.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/mnemonic_str_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/mnemonic_str_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_code.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_code.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_code_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_code_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_code_fmt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_code_fmt.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_code_handler.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_code_handler.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_code_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_code_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/op_kind_tables.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/op_kind_tables.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/ops.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/ops_tables.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/ops_tables.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/tests/create.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/tests/create.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/tests/dec_enc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/tests/dec_enc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/encoder/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/encoder/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/enums_shared.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/enums_shared.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/fmt_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/fmt_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/fmt_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/fmt_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/mem_size_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/mem_size_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/regs.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/regs.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fast/tests/symres.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fast/tests/symres.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fmt_consts.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fmt_consts.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fmt_opt_provider.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fmt_opt_provider.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fmt_opts.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fmt_opts.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fmt_utils.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fmt_utils.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/fmt_utils_all.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/fmt_utils_all.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/fmt_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/fmt_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/fmt_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/fmt_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/mem_size_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/mem_size_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/regs.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/regs.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/tests/number.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/tests/number.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/tests/options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/tests/options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/gas/tests/symres.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/gas/tests/symres.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/fmt_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/fmt_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/fmt_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/fmt_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/intel/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/intel/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/fmt_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/fmt_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/fmt_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/fmt_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/mem_size_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/mem_size_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/tests/number.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/tests/number.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/masm/tests/symres.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/masm/tests/symres.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/fmt_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/fmt_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/fmt_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/fmt_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/mem_size_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/mem_size_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/regs.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/regs.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/tests/number.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/tests/number.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/nasm/tests/symres.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/nasm/tests/symres.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/num_fmt.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/num_fmt.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/num_fmt_opts.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/num_fmt_opts.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/pseudo_ops.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/pseudo_ops.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/regs_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/regs_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/regs_tbl_ls.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/regs_tbl_ls.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/string_output.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/string_output.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/strings_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/strings_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/strings_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/strings_tbl.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/symres.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/symres.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/instr_infos.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/instr_infos.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/misc2.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/misc2.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/number.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/number.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/opt_value.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/opt_value.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/options.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/options.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/opts_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/opts_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/opts_infos.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/opts_infos.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/registers.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/registers.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/formatter/tests/sym_res.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/formatter/tests/sym_res.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/iced_constants.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/iced_constants.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/iced_error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/iced_error.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/iced_features.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/iced_features.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/cpuid_table.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/cpuid_table.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/enums.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/enums.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/factory.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/factory.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/info_table.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/info_table.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/rflags_table.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/rflags_table.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/constants.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/constants.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/info_test_case.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/info_test_case.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/misc_test_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/misc_test_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/reg_test_parser.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/reg_test_parser.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/test_parser.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/test_parser.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/info/tests/va.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/info/tests/va.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/instruction.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/instruction.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/instruction_create.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/instruction_create.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/instruction_internal.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/instruction_internal.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/instruction_memory_sizes.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/instruction_memory_sizes.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/instruction_op_counts.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/instruction_op_counts.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/lib.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/memory_size.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/memory_size.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mnemonic.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mnemonic.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mnemonics.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mnemonics.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mvex/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mvex/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mvex/mvex_data.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mvex/mvex_data.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mvex/mvex_info.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mvex/mvex_info.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mvex/mvex_memsz_lut.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mvex/mvex_memsz_lut.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/mvex/mvex_tt_lut.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/mvex/mvex_tt_lut.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/register.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/register.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/instr_misc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/instr_misc.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/reg.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/reg.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/va.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/va.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/va_test_case.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/va_test_case.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/va_test_cases.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/va_test_cases.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test/va_test_parser.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test/va_test_parser.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/test_utils/mod.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/test_utils/mod.rs -------------------------------------------------------------------------------- /src/rust/iced-x86/src/tuple_type_tbl.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/iced-x86/src/tuple_type_tbl.rs -------------------------------------------------------------------------------- /src/rust/loona/Cargo.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/Cargo.toml -------------------------------------------------------------------------------- /src/rust/loona/build.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/build.rs -------------------------------------------------------------------------------- /src/rust/loona/src/error.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/error.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lib.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lib.rs -------------------------------------------------------------------------------- /src/rust/loona/src/libc.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/libc.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua_api.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua_api.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua_api/lua5_1.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua_api/lua5_1.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua_api/lua5_2.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua_api/lua5_2.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua_api/lua5_3.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua_api/lua5_3.rs -------------------------------------------------------------------------------- /src/rust/loona/src/lua_api/lua5_4.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/lua_api/lua5_4.rs -------------------------------------------------------------------------------- /src/rust/loona/src/macros.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/macros.rs -------------------------------------------------------------------------------- /src/rust/loona/src/prelude.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/prelude.rs -------------------------------------------------------------------------------- /src/rust/loona/src/tofrom.rs: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/loona/src/tofrom.rs -------------------------------------------------------------------------------- /src/rust/pylintrc: -------------------------------------------------------------------------------- 1 | [MESSAGES CONTROL] 2 | disable=fixme 3 | 4 | [REPORTS] 5 | output-format=colorized 6 | 7 | [FORMAT] 8 | indent-string="\t" 9 | -------------------------------------------------------------------------------- /src/rust/rustfmt.toml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/icedland/iced/HEAD/src/rust/rustfmt.toml --------------------------------------------------------------------------------