├── .gitignore ├── Documentation ├── Altera │ ├── Arrow │ │ ├── BeMicroCV-A9 │ │ │ ├── BeMicroCV-A9.png │ │ │ └── readme.txt │ │ └── BeMicroCV │ │ │ ├── P8X32A_BeMicroCV.png │ │ │ └── readme.txt │ ├── Parallax │ │ └── FPGA123 │ │ │ └── readme.txt │ └── Terasic │ │ ├── DE0-Nano │ │ ├── P8X32A_DE0_Nano.png │ │ ├── Setup the Propeller 1 Design on a DE0-Nano.pdf │ │ └── readme.txt │ │ └── DE2-115 │ │ ├── P8X32A_DE2_115.png │ │ ├── Setup the Propeller 1 Design on a DE2-115.pdf │ │ └── readme.txt └── Xilinx │ └── Digilent │ ├── Arty │ ├── Arty.png │ └── readme.txt │ └── Nexys4 │ └── readme.txt ├── HDL ├── Arty.sv ├── Arty.xdc ├── BeMicroCV-A9.cof ├── BeMicroCV-A9.qsf ├── BeMicroCV-A9.sdc ├── BeMicroCV-A9.srf ├── BeMicroCV-A9.sv ├── BeMicroCV.cof ├── BeMicroCV.qsf ├── BeMicroCV.sdc ├── BeMicroCV.srf ├── BeMicroCV.sv ├── DE0-Nano.cof ├── DE0-Nano.qsf ├── DE0-Nano.sdc ├── DE0-Nano.srf ├── DE0-Nano.sv ├── DE2-115.cof ├── DE2-115.qsf ├── DE2-115.sdc ├── DE2-115.srf ├── DE2-115.sv ├── Nexys4.sv ├── Nexys4.xdc ├── P1V_Altera_Cyclone4.qpf ├── P1V_Altera_Cyclone5.qpf ├── P1V_Arty.xpr ├── P1V_Nexys4.xpr ├── altera.v ├── altera_clock.sv ├── cog.v ├── cog_alu.v ├── cog_ctr.v ├── cog_ram.v ├── cog_vid.v ├── debounce.sv ├── debounce_one.sv ├── dig.v ├── fpga123-A7.qsf ├── fpga123-A7.sdc ├── fpga123-A7.srf ├── fpga123-A7.sv ├── fpga123-A9.qsf ├── fpga123-A9.sdc ├── fpga123-A9.srf ├── fpga123-A9.sv ├── hub.v ├── hub_mem.v ├── reset.sv ├── rom_8000_bfff_font.hex ├── rom_c000_cfff_log.hex ├── rom_c000_ffff_scrambled.hex ├── rom_d000_dfff_antilog.hex ├── rom_e000_f003_sine.hex ├── rom_f004_f7a3_scrambled_interpreter.hex ├── rom_f004_f7a3_unscrambled_interpreter.hex ├── rom_f800_fb93_scrambled_booter.hex ├── rom_f800_fb93_unscrambled_booter.hex ├── rom_ff00_ff5f_copyright.hex ├── rom_ff70_ffff_runner.hex └── xilinx_clock.sv ├── Spin ├── booter.spin ├── cogledtest.spin ├── interpreter.spin ├── romdump.spin └── runner.spin ├── gpl.txt └── readme.md /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/.gitignore -------------------------------------------------------------------------------- /Documentation/Altera/Arrow/BeMicroCV-A9/BeMicroCV-A9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Arrow/BeMicroCV-A9/BeMicroCV-A9.png -------------------------------------------------------------------------------- /Documentation/Altera/Arrow/BeMicroCV-A9/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Arrow/BeMicroCV-A9/readme.txt -------------------------------------------------------------------------------- /Documentation/Altera/Arrow/BeMicroCV/P8X32A_BeMicroCV.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Arrow/BeMicroCV/P8X32A_BeMicroCV.png -------------------------------------------------------------------------------- /Documentation/Altera/Arrow/BeMicroCV/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Arrow/BeMicroCV/readme.txt -------------------------------------------------------------------------------- /Documentation/Altera/Parallax/FPGA123/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Parallax/FPGA123/readme.txt -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE0-Nano/P8X32A_DE0_Nano.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE0-Nano/P8X32A_DE0_Nano.png -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE0-Nano/Setup the Propeller 1 Design on a DE0-Nano.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE0-Nano/Setup the Propeller 1 Design on a DE0-Nano.pdf -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE0-Nano/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE0-Nano/readme.txt -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE2-115/P8X32A_DE2_115.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE2-115/P8X32A_DE2_115.png -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE2-115/Setup the Propeller 1 Design on a DE2-115.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE2-115/Setup the Propeller 1 Design on a DE2-115.pdf -------------------------------------------------------------------------------- /Documentation/Altera/Terasic/DE2-115/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Altera/Terasic/DE2-115/readme.txt -------------------------------------------------------------------------------- /Documentation/Xilinx/Digilent/Arty/Arty.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Xilinx/Digilent/Arty/Arty.png -------------------------------------------------------------------------------- /Documentation/Xilinx/Digilent/Arty/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Xilinx/Digilent/Arty/readme.txt -------------------------------------------------------------------------------- /Documentation/Xilinx/Digilent/Nexys4/readme.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Documentation/Xilinx/Digilent/Nexys4/readme.txt -------------------------------------------------------------------------------- /HDL/Arty.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/Arty.sv -------------------------------------------------------------------------------- /HDL/Arty.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/Arty.xdc -------------------------------------------------------------------------------- /HDL/BeMicroCV-A9.cof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV-A9.cof -------------------------------------------------------------------------------- /HDL/BeMicroCV-A9.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV-A9.qsf -------------------------------------------------------------------------------- /HDL/BeMicroCV-A9.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV-A9.sdc -------------------------------------------------------------------------------- /HDL/BeMicroCV-A9.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV-A9.srf -------------------------------------------------------------------------------- /HDL/BeMicroCV-A9.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV-A9.sv -------------------------------------------------------------------------------- /HDL/BeMicroCV.cof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV.cof -------------------------------------------------------------------------------- /HDL/BeMicroCV.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV.qsf -------------------------------------------------------------------------------- /HDL/BeMicroCV.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV.sdc -------------------------------------------------------------------------------- /HDL/BeMicroCV.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV.srf -------------------------------------------------------------------------------- /HDL/BeMicroCV.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/BeMicroCV.sv -------------------------------------------------------------------------------- /HDL/DE0-Nano.cof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE0-Nano.cof -------------------------------------------------------------------------------- /HDL/DE0-Nano.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE0-Nano.qsf -------------------------------------------------------------------------------- /HDL/DE0-Nano.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE0-Nano.sdc -------------------------------------------------------------------------------- /HDL/DE0-Nano.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE0-Nano.srf -------------------------------------------------------------------------------- /HDL/DE0-Nano.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE0-Nano.sv -------------------------------------------------------------------------------- /HDL/DE2-115.cof: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE2-115.cof -------------------------------------------------------------------------------- /HDL/DE2-115.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE2-115.qsf -------------------------------------------------------------------------------- /HDL/DE2-115.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE2-115.sdc -------------------------------------------------------------------------------- /HDL/DE2-115.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE2-115.srf -------------------------------------------------------------------------------- /HDL/DE2-115.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/DE2-115.sv -------------------------------------------------------------------------------- /HDL/Nexys4.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/Nexys4.sv -------------------------------------------------------------------------------- /HDL/Nexys4.xdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/Nexys4.xdc -------------------------------------------------------------------------------- /HDL/P1V_Altera_Cyclone4.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/P1V_Altera_Cyclone4.qpf -------------------------------------------------------------------------------- /HDL/P1V_Altera_Cyclone5.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/P1V_Altera_Cyclone5.qpf -------------------------------------------------------------------------------- /HDL/P1V_Arty.xpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/P1V_Arty.xpr -------------------------------------------------------------------------------- /HDL/P1V_Nexys4.xpr: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/P1V_Nexys4.xpr -------------------------------------------------------------------------------- /HDL/altera.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/altera.v -------------------------------------------------------------------------------- /HDL/altera_clock.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/altera_clock.sv -------------------------------------------------------------------------------- /HDL/cog.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/cog.v -------------------------------------------------------------------------------- /HDL/cog_alu.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/cog_alu.v -------------------------------------------------------------------------------- /HDL/cog_ctr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/cog_ctr.v -------------------------------------------------------------------------------- /HDL/cog_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/cog_ram.v -------------------------------------------------------------------------------- /HDL/cog_vid.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/cog_vid.v -------------------------------------------------------------------------------- /HDL/debounce.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/debounce.sv -------------------------------------------------------------------------------- /HDL/debounce_one.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/debounce_one.sv -------------------------------------------------------------------------------- /HDL/dig.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/dig.v -------------------------------------------------------------------------------- /HDL/fpga123-A7.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A7.qsf -------------------------------------------------------------------------------- /HDL/fpga123-A7.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A7.sdc -------------------------------------------------------------------------------- /HDL/fpga123-A7.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A7.srf -------------------------------------------------------------------------------- /HDL/fpga123-A7.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A7.sv -------------------------------------------------------------------------------- /HDL/fpga123-A9.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A9.qsf -------------------------------------------------------------------------------- /HDL/fpga123-A9.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A9.sdc -------------------------------------------------------------------------------- /HDL/fpga123-A9.srf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A9.srf -------------------------------------------------------------------------------- /HDL/fpga123-A9.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/fpga123-A9.sv -------------------------------------------------------------------------------- /HDL/hub.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/hub.v -------------------------------------------------------------------------------- /HDL/hub_mem.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/hub_mem.v -------------------------------------------------------------------------------- /HDL/reset.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/reset.sv -------------------------------------------------------------------------------- /HDL/rom_8000_bfff_font.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_8000_bfff_font.hex -------------------------------------------------------------------------------- /HDL/rom_c000_cfff_log.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_c000_cfff_log.hex -------------------------------------------------------------------------------- /HDL/rom_c000_ffff_scrambled.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_c000_ffff_scrambled.hex -------------------------------------------------------------------------------- /HDL/rom_d000_dfff_antilog.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_d000_dfff_antilog.hex -------------------------------------------------------------------------------- /HDL/rom_e000_f003_sine.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_e000_f003_sine.hex -------------------------------------------------------------------------------- /HDL/rom_f004_f7a3_scrambled_interpreter.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_f004_f7a3_scrambled_interpreter.hex -------------------------------------------------------------------------------- /HDL/rom_f004_f7a3_unscrambled_interpreter.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_f004_f7a3_unscrambled_interpreter.hex -------------------------------------------------------------------------------- /HDL/rom_f800_fb93_scrambled_booter.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_f800_fb93_scrambled_booter.hex -------------------------------------------------------------------------------- /HDL/rom_f800_fb93_unscrambled_booter.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_f800_fb93_unscrambled_booter.hex -------------------------------------------------------------------------------- /HDL/rom_ff00_ff5f_copyright.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_ff00_ff5f_copyright.hex -------------------------------------------------------------------------------- /HDL/rom_ff70_ffff_runner.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/rom_ff70_ffff_runner.hex -------------------------------------------------------------------------------- /HDL/xilinx_clock.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/HDL/xilinx_clock.sv -------------------------------------------------------------------------------- /Spin/booter.spin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Spin/booter.spin -------------------------------------------------------------------------------- /Spin/cogledtest.spin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Spin/cogledtest.spin -------------------------------------------------------------------------------- /Spin/interpreter.spin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Spin/interpreter.spin -------------------------------------------------------------------------------- /Spin/romdump.spin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Spin/romdump.spin -------------------------------------------------------------------------------- /Spin/runner.spin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/Spin/runner.spin -------------------------------------------------------------------------------- /gpl.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/gpl.txt -------------------------------------------------------------------------------- /readme.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jacgoudsmit/P1V/HEAD/readme.md --------------------------------------------------------------------------------