├── CHANGELOG.md ├── LICENSE ├── README.md ├── docs ├── uart2wb.svg ├── uart_loopback.svg ├── user_din.svg └── user_dout.svg ├── examples ├── common │ └── rst_sync.vhd ├── loopback │ ├── quartus │ │ ├── uart_loopback_cyc1000.qpf │ │ ├── uart_loopback_cyc1000.qsf │ │ └── uart_loopback_cyc1000.sdc │ └── uart_loopback_cyc1000.vhd └── uart2wb │ ├── quartus │ ├── uart2wb_cyc1000.qpf │ ├── uart2wb_cyc1000.qsf │ └── uart2wb_cyc1000.sdc │ ├── sw │ └── wishbone.py │ ├── uart2wb_fpga_cyc1000.vhd │ └── uart2wbm.vhd ├── rtl ├── comp │ ├── uart_clk_div.vhd │ ├── uart_debouncer.vhd │ ├── uart_parity.vhd │ ├── uart_rx.vhd │ └── uart_tx.vhd └── uart.vhd └── sim ├── sim.tcl └── uart_tb.vhd /CHANGELOG.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/CHANGELOG.md -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/README.md -------------------------------------------------------------------------------- /docs/uart2wb.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/docs/uart2wb.svg -------------------------------------------------------------------------------- /docs/uart_loopback.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/docs/uart_loopback.svg -------------------------------------------------------------------------------- /docs/user_din.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/docs/user_din.svg -------------------------------------------------------------------------------- /docs/user_dout.svg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/docs/user_dout.svg -------------------------------------------------------------------------------- /examples/common/rst_sync.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/common/rst_sync.vhd -------------------------------------------------------------------------------- /examples/loopback/quartus/uart_loopback_cyc1000.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/loopback/quartus/uart_loopback_cyc1000.qpf -------------------------------------------------------------------------------- /examples/loopback/quartus/uart_loopback_cyc1000.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/loopback/quartus/uart_loopback_cyc1000.qsf -------------------------------------------------------------------------------- /examples/loopback/quartus/uart_loopback_cyc1000.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/loopback/quartus/uart_loopback_cyc1000.sdc -------------------------------------------------------------------------------- /examples/loopback/uart_loopback_cyc1000.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/loopback/uart_loopback_cyc1000.vhd -------------------------------------------------------------------------------- /examples/uart2wb/quartus/uart2wb_cyc1000.qpf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/quartus/uart2wb_cyc1000.qpf -------------------------------------------------------------------------------- /examples/uart2wb/quartus/uart2wb_cyc1000.qsf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/quartus/uart2wb_cyc1000.qsf -------------------------------------------------------------------------------- /examples/uart2wb/quartus/uart2wb_cyc1000.sdc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/quartus/uart2wb_cyc1000.sdc -------------------------------------------------------------------------------- /examples/uart2wb/sw/wishbone.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/sw/wishbone.py -------------------------------------------------------------------------------- /examples/uart2wb/uart2wb_fpga_cyc1000.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/uart2wb_fpga_cyc1000.vhd -------------------------------------------------------------------------------- /examples/uart2wb/uart2wbm.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/examples/uart2wb/uart2wbm.vhd -------------------------------------------------------------------------------- /rtl/comp/uart_clk_div.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/comp/uart_clk_div.vhd -------------------------------------------------------------------------------- /rtl/comp/uart_debouncer.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/comp/uart_debouncer.vhd -------------------------------------------------------------------------------- /rtl/comp/uart_parity.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/comp/uart_parity.vhd -------------------------------------------------------------------------------- /rtl/comp/uart_rx.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/comp/uart_rx.vhd -------------------------------------------------------------------------------- /rtl/comp/uart_tx.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/comp/uart_tx.vhd -------------------------------------------------------------------------------- /rtl/uart.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/rtl/uart.vhd -------------------------------------------------------------------------------- /sim/sim.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/sim/sim.tcl -------------------------------------------------------------------------------- /sim/uart_tb.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jakubcabal/uart-for-fpga/HEAD/sim/uart_tb.vhd --------------------------------------------------------------------------------