├── .gitignore ├── .gitmodules ├── README.md ├── core ├── __init__.py ├── bandwidth.py ├── bankmachine.py ├── commands.py ├── common.py ├── controller.py ├── crossbar.py ├── dfi.py ├── gen_custom.py ├── multiplexer.py └── refresher.py ├── gen ├── gen_bankmachine.py ├── gen_crossbar.py ├── gen_custom.py ├── gen_frontend.py ├── gen_multiplexer.py └── gen_refresher.py ├── phy ├── dfi2dp.sv ├── dfi_clock_control.sv ├── dfi_core.sv ├── dfi_injector.sv ├── phy_def.sv └── wddr_component.sv ├── rtl ├── DFIAdapter.v ├── ahb.sv ├── axi2native.v ├── axi2native_wrapper.sv ├── bankmachine_0.v ├── bankmachine_1.v ├── bankmachine_2.v ├── bankmachine_3.v ├── bankmachine_4.v ├── bankmachine_5.v ├── bankmachine_6.v ├── bankmachine_7.v ├── bankmachine_wrapper.sv ├── crossbar_2ports.v ├── crossbar_2ports_wrapper.sv ├── dfi_lp2five_adapter.v ├── dqs_pattern.sv ├── interface.sv ├── mc_ahb_csr_testbench.sv ├── mc_core.sv ├── mc_top.sv ├── mosi_native.v ├── multiplexer_b8.v ├── multiplexer_b8_wrapper.sv ├── refresher_pos_8.v ├── refresher_pos_8_wrapper.sv ├── tapped_delay_line.sv └── wb2native.v └── verif ├── DFIAdapter ├── DFIAdapter_basic_test.svh ├── DFIAdapter_checker.svh ├── DFIAdapter_env.svh ├── DFIAdapter_tb.f ├── DFIAdapter_tb.sv ├── DFIAdapter_test_pkg.sv └── DFIAdapter_virtual_sequencer.svh ├── LPDDR4_MM.v ├── LPDDR4_mm.sv ├── Makefile ├── bank_machine ├── bank_machine_basic_test.svh ├── bank_machine_checker.svh ├── bank_machine_env.svh ├── bank_machine_tb.f ├── bank_machine_tb.sv ├── bank_machine_test_pkg.sv └── bank_machine_virtual_sequencer.svh ├── bm.vcdplus.vpd.tcl ├── bm_agent ├── bm_agent.svh ├── bm_cmd_sequence.svh ├── bm_driver.svh ├── bm_monitor.svh ├── bm_responder.svh ├── bm_sequencer.svh └── bm_trans.svh ├── core ├── core_basic_test.svh ├── core_checker.svh ├── core_env.svh ├── core_tb.f ├── core_tb.sv ├── core_test_pkg.sv └── core_virtual_sequencer.svh ├── dfi_agent ├── dfi_agent.svh ├── dfi_cmd_sequence.svh ├── dfi_driver.svh ├── dfi_monitor.svh ├── dfi_sequencer.svh └── dfi_trans.svh ├── dfi_lpddr4_agent ├── dfi_lpddr4_agent.svh ├── dfi_lpddr4_monitor.svh ├── dfi_lpddr4_responder.svh └── lpddr4_command_decoder.sv ├── memory_controller_top ├── tb_top.f └── tb_top.sv ├── multiplexer ├── dfi_checker.svh ├── multiplexer_basic_test.svh ├── multiplexer_env.svh ├── multiplexer_tb.f ├── multiplexer_tb.sv ├── multiplexer_test_pkg.sv └── multiplexer_virtual_sequencer.svh ├── native_agent ├── nat_agent.svh ├── nat_cmd_sequence.svh ├── nat_driver.svh ├── nat_monitor.svh ├── nat_sequencer.svh └── nat_trans.svh ├── refresher ├── refresher_tb.f └── refresher_tb.sv ├── refresher_agent └── refresher_monitor.svh ├── req_agent ├── req_agent.svh ├── req_cmd_sequence.svh ├── req_driver.svh ├── req_monitor.svh ├── req_sequencer.svh └── req_trans.svh ├── tb_defs.svh ├── vc_hdrs.h ├── vcdplus.vpd └── wav_mm.sv /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/.gitmodules -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/README.md -------------------------------------------------------------------------------- /core/__init__.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/__init__.py -------------------------------------------------------------------------------- /core/bandwidth.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/bandwidth.py -------------------------------------------------------------------------------- /core/bankmachine.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/bankmachine.py -------------------------------------------------------------------------------- /core/commands.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/commands.py -------------------------------------------------------------------------------- /core/common.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/common.py -------------------------------------------------------------------------------- /core/controller.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/controller.py -------------------------------------------------------------------------------- /core/crossbar.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/crossbar.py -------------------------------------------------------------------------------- /core/dfi.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/dfi.py -------------------------------------------------------------------------------- /core/gen_custom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/gen_custom.py -------------------------------------------------------------------------------- /core/multiplexer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/multiplexer.py -------------------------------------------------------------------------------- /core/refresher.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/core/refresher.py -------------------------------------------------------------------------------- /gen/gen_bankmachine.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_bankmachine.py -------------------------------------------------------------------------------- /gen/gen_crossbar.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_crossbar.py -------------------------------------------------------------------------------- /gen/gen_custom.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_custom.py -------------------------------------------------------------------------------- /gen/gen_frontend.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_frontend.py -------------------------------------------------------------------------------- /gen/gen_multiplexer.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_multiplexer.py -------------------------------------------------------------------------------- /gen/gen_refresher.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/gen/gen_refresher.py -------------------------------------------------------------------------------- /phy/dfi2dp.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/dfi2dp.sv -------------------------------------------------------------------------------- /phy/dfi_clock_control.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/dfi_clock_control.sv -------------------------------------------------------------------------------- /phy/dfi_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/dfi_core.sv -------------------------------------------------------------------------------- /phy/dfi_injector.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/dfi_injector.sv -------------------------------------------------------------------------------- /phy/phy_def.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/phy_def.sv -------------------------------------------------------------------------------- /phy/wddr_component.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/phy/wddr_component.sv -------------------------------------------------------------------------------- /rtl/DFIAdapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/DFIAdapter.v -------------------------------------------------------------------------------- /rtl/ahb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/ahb.sv -------------------------------------------------------------------------------- /rtl/axi2native.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/axi2native.v -------------------------------------------------------------------------------- /rtl/axi2native_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/axi2native_wrapper.sv -------------------------------------------------------------------------------- /rtl/bankmachine_0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_0.v -------------------------------------------------------------------------------- /rtl/bankmachine_1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_1.v -------------------------------------------------------------------------------- /rtl/bankmachine_2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_2.v -------------------------------------------------------------------------------- /rtl/bankmachine_3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_3.v -------------------------------------------------------------------------------- /rtl/bankmachine_4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_4.v -------------------------------------------------------------------------------- /rtl/bankmachine_5.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_5.v -------------------------------------------------------------------------------- /rtl/bankmachine_6.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_6.v -------------------------------------------------------------------------------- /rtl/bankmachine_7.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_7.v -------------------------------------------------------------------------------- /rtl/bankmachine_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/bankmachine_wrapper.sv -------------------------------------------------------------------------------- /rtl/crossbar_2ports.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/crossbar_2ports.v -------------------------------------------------------------------------------- /rtl/crossbar_2ports_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/crossbar_2ports_wrapper.sv -------------------------------------------------------------------------------- /rtl/dfi_lp2five_adapter.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/dfi_lp2five_adapter.v -------------------------------------------------------------------------------- /rtl/dqs_pattern.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/dqs_pattern.sv -------------------------------------------------------------------------------- /rtl/interface.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/interface.sv -------------------------------------------------------------------------------- /rtl/mc_ahb_csr_testbench.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/mc_ahb_csr_testbench.sv -------------------------------------------------------------------------------- /rtl/mc_core.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/mc_core.sv -------------------------------------------------------------------------------- /rtl/mc_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/mc_top.sv -------------------------------------------------------------------------------- /rtl/mosi_native.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/mosi_native.v -------------------------------------------------------------------------------- /rtl/multiplexer_b8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/multiplexer_b8.v -------------------------------------------------------------------------------- /rtl/multiplexer_b8_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/multiplexer_b8_wrapper.sv -------------------------------------------------------------------------------- /rtl/refresher_pos_8.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/refresher_pos_8.v -------------------------------------------------------------------------------- /rtl/refresher_pos_8_wrapper.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/refresher_pos_8_wrapper.sv -------------------------------------------------------------------------------- /rtl/tapped_delay_line.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/tapped_delay_line.sv -------------------------------------------------------------------------------- /rtl/wb2native.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/rtl/wb2native.v -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_basic_test.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_basic_test.svh -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_checker.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_checker.svh -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_env.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_env.svh -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_tb.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_tb.f -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_tb.sv -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_test_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_test_pkg.sv -------------------------------------------------------------------------------- /verif/DFIAdapter/DFIAdapter_virtual_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/DFIAdapter/DFIAdapter_virtual_sequencer.svh -------------------------------------------------------------------------------- /verif/LPDDR4_MM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/LPDDR4_MM.v -------------------------------------------------------------------------------- /verif/LPDDR4_mm.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/LPDDR4_mm.sv -------------------------------------------------------------------------------- /verif/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/Makefile -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_basic_test.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_basic_test.svh -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_checker.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_checker.svh -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_env.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_env.svh -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_tb.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_tb.f -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_tb.sv -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_test_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_test_pkg.sv -------------------------------------------------------------------------------- /verif/bank_machine/bank_machine_virtual_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bank_machine/bank_machine_virtual_sequencer.svh -------------------------------------------------------------------------------- /verif/bm.vcdplus.vpd.tcl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm.vcdplus.vpd.tcl -------------------------------------------------------------------------------- /verif/bm_agent/bm_agent.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_agent.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_cmd_sequence.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_cmd_sequence.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_driver.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_driver.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_monitor.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_responder.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_responder.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_sequencer.svh -------------------------------------------------------------------------------- /verif/bm_agent/bm_trans.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/bm_agent/bm_trans.svh -------------------------------------------------------------------------------- /verif/core/core_basic_test.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_basic_test.svh -------------------------------------------------------------------------------- /verif/core/core_checker.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_checker.svh -------------------------------------------------------------------------------- /verif/core/core_env.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_env.svh -------------------------------------------------------------------------------- /verif/core/core_tb.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_tb.f -------------------------------------------------------------------------------- /verif/core/core_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_tb.sv -------------------------------------------------------------------------------- /verif/core/core_test_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_test_pkg.sv -------------------------------------------------------------------------------- /verif/core/core_virtual_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/core/core_virtual_sequencer.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_agent.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_agent.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_cmd_sequence.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_cmd_sequence.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_driver.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_driver.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_monitor.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_sequencer.svh -------------------------------------------------------------------------------- /verif/dfi_agent/dfi_trans.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_agent/dfi_trans.svh -------------------------------------------------------------------------------- /verif/dfi_lpddr4_agent/dfi_lpddr4_agent.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_lpddr4_agent/dfi_lpddr4_agent.svh -------------------------------------------------------------------------------- /verif/dfi_lpddr4_agent/dfi_lpddr4_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_lpddr4_agent/dfi_lpddr4_monitor.svh -------------------------------------------------------------------------------- /verif/dfi_lpddr4_agent/dfi_lpddr4_responder.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_lpddr4_agent/dfi_lpddr4_responder.svh -------------------------------------------------------------------------------- /verif/dfi_lpddr4_agent/lpddr4_command_decoder.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/dfi_lpddr4_agent/lpddr4_command_decoder.sv -------------------------------------------------------------------------------- /verif/memory_controller_top/tb_top.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/memory_controller_top/tb_top.f -------------------------------------------------------------------------------- /verif/memory_controller_top/tb_top.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/memory_controller_top/tb_top.sv -------------------------------------------------------------------------------- /verif/multiplexer/dfi_checker.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/dfi_checker.svh -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_basic_test.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_basic_test.svh -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_env.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_env.svh -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_tb.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_tb.f -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_tb.sv -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_test_pkg.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_test_pkg.sv -------------------------------------------------------------------------------- /verif/multiplexer/multiplexer_virtual_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/multiplexer/multiplexer_virtual_sequencer.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_agent.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_agent.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_cmd_sequence.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_cmd_sequence.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_driver.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_driver.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_monitor.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_sequencer.svh -------------------------------------------------------------------------------- /verif/native_agent/nat_trans.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/native_agent/nat_trans.svh -------------------------------------------------------------------------------- /verif/refresher/refresher_tb.f: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/refresher/refresher_tb.f -------------------------------------------------------------------------------- /verif/refresher/refresher_tb.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/refresher/refresher_tb.sv -------------------------------------------------------------------------------- /verif/refresher_agent/refresher_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/refresher_agent/refresher_monitor.svh -------------------------------------------------------------------------------- /verif/req_agent/req_agent.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_agent.svh -------------------------------------------------------------------------------- /verif/req_agent/req_cmd_sequence.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_cmd_sequence.svh -------------------------------------------------------------------------------- /verif/req_agent/req_driver.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_driver.svh -------------------------------------------------------------------------------- /verif/req_agent/req_monitor.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_monitor.svh -------------------------------------------------------------------------------- /verif/req_agent/req_sequencer.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_sequencer.svh -------------------------------------------------------------------------------- /verif/req_agent/req_trans.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/req_agent/req_trans.svh -------------------------------------------------------------------------------- /verif/tb_defs.svh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/tb_defs.svh -------------------------------------------------------------------------------- /verif/vc_hdrs.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/vc_hdrs.h -------------------------------------------------------------------------------- /verif/vcdplus.vpd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/vcdplus.vpd -------------------------------------------------------------------------------- /verif/wav_mm.sv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jiayi-wang98/lpddr4_memory_controller/HEAD/verif/wav_mm.sv --------------------------------------------------------------------------------