├── Files ├── 2to4Decoder.logicly ├── 4 to 1 MUX.logicly ├── 4to2Encoder.logicly ├── 8 to 1 MUX.logicly ├── ADDERUsingLookaheadCarry.logicly ├── D flip flop.logicly ├── EquivalNAND_NORimplementationEXAMPLE.logicly ├── EquivalNAND_NORimplementationEXAMPLE2.logicly ├── Finite state machine example implementation 1.logicly ├── Fulladder.logicly ├── Fullsubtractor.logicly ├── Halfsubtractor.logicly ├── J K flip flop.logicly ├── ParallelAdderUsingHalfAdder100.logicly ├── S R Latch in NOR implementation.logicly ├── S R flip flop(NAND implementation).logicly ├── SR_Flip-flop.logicly ├── T flip flop using J K flip flop.logicly ├── T flip flop.logicly ├── XNOR using NAND.logicly ├── XOR using NOR.logicly ├── halfadder.logicly └── readme.md ├── README.md ├── Resources └── Books │ └── LICENCSE ├── Sample Images ├── 1(a).png ├── 1(b).png ├── 4.png └── images.raw └── digitalelectronics.pdf /Files/2to4Decoder.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/2to4Decoder.logicly -------------------------------------------------------------------------------- /Files/4 to 1 MUX.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/4 to 1 MUX.logicly -------------------------------------------------------------------------------- /Files/4to2Encoder.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/4to2Encoder.logicly -------------------------------------------------------------------------------- /Files/8 to 1 MUX.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/8 to 1 MUX.logicly -------------------------------------------------------------------------------- /Files/ADDERUsingLookaheadCarry.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/ADDERUsingLookaheadCarry.logicly -------------------------------------------------------------------------------- /Files/D flip flop.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/D flip flop.logicly -------------------------------------------------------------------------------- /Files/EquivalNAND_NORimplementationEXAMPLE.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/EquivalNAND_NORimplementationEXAMPLE.logicly -------------------------------------------------------------------------------- /Files/EquivalNAND_NORimplementationEXAMPLE2.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/EquivalNAND_NORimplementationEXAMPLE2.logicly -------------------------------------------------------------------------------- /Files/Finite state machine example implementation 1.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/Finite state machine example implementation 1.logicly -------------------------------------------------------------------------------- /Files/Fulladder.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/Fulladder.logicly -------------------------------------------------------------------------------- /Files/Fullsubtractor.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/Fullsubtractor.logicly -------------------------------------------------------------------------------- /Files/Halfsubtractor.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/Halfsubtractor.logicly -------------------------------------------------------------------------------- /Files/J K flip flop.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/J K flip flop.logicly -------------------------------------------------------------------------------- /Files/ParallelAdderUsingHalfAdder100.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/ParallelAdderUsingHalfAdder100.logicly -------------------------------------------------------------------------------- /Files/S R Latch in NOR implementation.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/S R Latch in NOR implementation.logicly -------------------------------------------------------------------------------- /Files/S R flip flop(NAND implementation).logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/S R flip flop(NAND implementation).logicly -------------------------------------------------------------------------------- /Files/SR_Flip-flop.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/SR_Flip-flop.logicly -------------------------------------------------------------------------------- /Files/T flip flop using J K flip flop.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/T flip flop using J K flip flop.logicly -------------------------------------------------------------------------------- /Files/T flip flop.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/T flip flop.logicly -------------------------------------------------------------------------------- /Files/XNOR using NAND.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/XNOR using NAND.logicly -------------------------------------------------------------------------------- /Files/XOR using NOR.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/XOR using NOR.logicly -------------------------------------------------------------------------------- /Files/halfadder.logicly: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Files/halfadder.logicly -------------------------------------------------------------------------------- /Files/readme.md: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- 1 | # :zero::one: Digital Circuit Design (Digital Electronics) 2 | Designing of digital circuits based on problems in digital electronics, implemented in logic.ly simulator. The PDF document is completed and hence archived. 3 | 4 | ## Assignments 5 | 6 | - Design full adder and full subtracter using 3 to 8 decoder and or gates. 7 | - Design 4-bit parallel adder and subtracter circuit. 8 | - Design 2-bit magnitude comparator. 9 | - Construct 4 to 16 decoder using 2 to 4 enable inputs decoders. 10 | - Design an 8 to 1 MUX for the following Boolean function (use B,C and D as control section line) f(A, B, C D) = ∑(0, 3, 5, 6, 8, 9, 14, 15) 11 | - Design 4-bit look-ahead carry adder. 12 | - Design SR, JK, T and D flip flops using Cross couple NAND gates. 13 | - Design 4-bit up and down counter using T flip flops. 14 | - Design 4-bit Binary ripple counter using T flip flops. 15 | - Design BCD ripple counter using JK flip flops. 16 | 17 | ## Sample Images (1(a), 1(b), and 4) 18 | 19 | ![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/1(a).png) 20 | 21 | 22 | ![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/1(b).png) 23 | 24 | 25 | ![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/4.png) 26 | -------------------------------------------------------------------------------- /Resources/Books/LICENCSE: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /Sample Images/1(a).png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Sample Images/1(a).png -------------------------------------------------------------------------------- /Sample Images/1(b).png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Sample Images/1(b).png -------------------------------------------------------------------------------- /Sample Images/4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/Sample Images/4.png -------------------------------------------------------------------------------- /Sample Images/images.raw: -------------------------------------------------------------------------------- 1 | 2 | -------------------------------------------------------------------------------- /digitalelectronics.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/jishanshaikh4/digital-circuit-design/eaa3ac9793fd00d5ef4139c19b26b9cfcfd3c04a/digitalelectronics.pdf --------------------------------------------------------------------------------