├── .gitignore ├── .gitmodules ├── LICENSE ├── README.md ├── breakouts ├── 7seg-dip-wing │ ├── 7seg-dip-wing-cache.lib │ ├── 7seg-dip-wing.kicad_pcb │ ├── 7seg-dip-wing.pdf │ ├── 7seg-dip-wing.pro │ ├── 7seg-dip-wing.sch │ ├── fp-lib-table │ └── sym-lib-table ├── led-wing │ ├── fp-lib-table │ ├── led-wing-cache.lib │ ├── led-wing.kicad_pcb │ ├── led-wing.lib │ ├── led-wing.pdf │ ├── led-wing.pro │ ├── led-wing.sch │ └── sym-lib-table └── pmod-breakout │ ├── fp-lib-table │ ├── pmod-breakout-cache.lib │ ├── pmod-breakout.kicad_pcb │ ├── pmod-breakout.pdf │ ├── pmod-breakout.pro │ ├── pmod-breakout.sch │ └── sym-lib-table ├── docs └── top-render.png ├── gateware ├── .gitignore ├── README.md └── verilog │ ├── blink │ ├── Makefile │ ├── blink.v │ ├── blink_tb.v │ └── sim │ │ └── gtkwaveConfig.gtkw │ ├── common.mk │ ├── common │ ├── Makefile │ ├── char_disp.v │ ├── clk_div_hz.v │ ├── debounce.v │ ├── led_matrix.v │ ├── out │ │ ├── char_disp_out │ │ ├── debounce_out │ │ ├── led_matrix_out │ │ ├── pwm_out │ │ ├── uart_rx_out │ │ └── uart_tx_out │ ├── pwm.v │ ├── sim │ │ ├── char_disp_config.gtkw │ │ ├── char_disp_tb.v │ │ ├── debounce_config.gtkw │ │ ├── debounce_tb.v │ │ ├── led_matrix_config.gtkw │ │ ├── led_matrix_tb.v │ │ ├── pwm_config.gtkw │ │ ├── pwm_tb.v │ │ ├── uart_enum.txt │ │ ├── uart_rx_config.gtkw │ │ ├── uart_rx_tb.v │ │ ├── uart_tx_config.gtkw │ │ └── uart_tx_tb.v │ ├── uart_rx.v │ └── uart_tx.v │ ├── disp_rx │ ├── Makefile │ ├── disp_rx.v │ ├── disp_rx_tb.v │ ├── feather.pcf │ └── sim │ │ ├── gtkwaveConfig.gtkw │ │ └── state_enum.txt │ ├── disp_tx │ ├── Makefile │ ├── disp_tx.v │ ├── disp_tx_tb.v │ ├── feather.pcf │ └── sim │ │ ├── gtkwaveConfig.gtkw │ │ └── state_enum.txt │ ├── dot │ ├── Makefile │ ├── dot.v │ ├── dot_tb.v │ ├── feather.pcf │ └── sim │ │ ├── direction_enum.txt │ │ ├── display_enum.txt │ │ ├── gtkwaveConfig.gtkw │ │ └── mode_enum.txt │ ├── feather.pcf │ ├── pwm │ ├── Makefile │ ├── pwm.v │ ├── pwm_tb.v │ └── sim │ │ └── gtkwaveConfig.gtkw │ └── seven_seg │ ├── Makefile │ ├── display_select.v │ ├── feather.pcf │ ├── nibble_decode.v │ ├── seven_seg.v │ ├── seven_seg_tb.v │ └── sim │ └── gtkwaveConfig.gtkw └── hardware ├── 0.1 ├── .gitignore ├── fp-lib-table ├── ftdi.sch ├── iCE40-fpga-cache.lib ├── iCE40-fpga.kicad_pcb ├── iCE40-fpga.pdf ├── iCE40-fpga.pro ├── iCE40-fpga.sch └── sym-lib-table └── 0.2 ├── .gitignore ├── fp-lib-table ├── ftdi.kicad_sch ├── iCE40-fpga.kicad_pcb ├── iCE40-fpga.kicad_prl ├── iCE40-fpga.kicad_pro ├── iCE40-fpga.kicad_sch ├── iCE40-fpga.pro ├── iCE40-fpga.xml ├── outputs ├── assembly.html ├── bom.csv ├── iCE40-fpga.pdf └── iCE40-fpga_20210103.zip └── sym-lib-table /.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/.gitignore -------------------------------------------------------------------------------- /.gitmodules: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/.gitmodules -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/README.md -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/7seg-dip-wing-cache.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/7seg-dip-wing-cache.lib -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/7seg-dip-wing.kicad_pcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/7seg-dip-wing.kicad_pcb -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/7seg-dip-wing.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/7seg-dip-wing.pdf -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/7seg-dip-wing.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/7seg-dip-wing.pro -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/7seg-dip-wing.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/7seg-dip-wing.sch -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/fp-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/fp-lib-table -------------------------------------------------------------------------------- /breakouts/7seg-dip-wing/sym-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/7seg-dip-wing/sym-lib-table -------------------------------------------------------------------------------- /breakouts/led-wing/fp-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/fp-lib-table -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing-cache.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/led-wing-cache.lib -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing.kicad_pcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/led-wing.kicad_pcb -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing.lib: -------------------------------------------------------------------------------- 1 | EESchema-LIBRARY Version 2.4 2 | #encoding utf-8 3 | # 4 | #End Library 5 | -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/led-wing.pdf -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/led-wing.pro -------------------------------------------------------------------------------- /breakouts/led-wing/led-wing.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/led-wing.sch -------------------------------------------------------------------------------- /breakouts/led-wing/sym-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/led-wing/sym-lib-table -------------------------------------------------------------------------------- /breakouts/pmod-breakout/fp-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/fp-lib-table -------------------------------------------------------------------------------- /breakouts/pmod-breakout/pmod-breakout-cache.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/pmod-breakout-cache.lib -------------------------------------------------------------------------------- /breakouts/pmod-breakout/pmod-breakout.kicad_pcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/pmod-breakout.kicad_pcb -------------------------------------------------------------------------------- /breakouts/pmod-breakout/pmod-breakout.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/pmod-breakout.pdf -------------------------------------------------------------------------------- /breakouts/pmod-breakout/pmod-breakout.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/pmod-breakout.pro -------------------------------------------------------------------------------- /breakouts/pmod-breakout/pmod-breakout.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/pmod-breakout.sch -------------------------------------------------------------------------------- /breakouts/pmod-breakout/sym-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/breakouts/pmod-breakout/sym-lib-table -------------------------------------------------------------------------------- /docs/top-render.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/docs/top-render.png -------------------------------------------------------------------------------- /gateware/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/.gitignore -------------------------------------------------------------------------------- /gateware/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/README.md -------------------------------------------------------------------------------- /gateware/verilog/blink/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/blink/Makefile -------------------------------------------------------------------------------- /gateware/verilog/blink/blink.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/blink/blink.v -------------------------------------------------------------------------------- /gateware/verilog/blink/blink_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/blink/blink_tb.v -------------------------------------------------------------------------------- /gateware/verilog/blink/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/blink/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common.mk -------------------------------------------------------------------------------- /gateware/verilog/common/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/Makefile -------------------------------------------------------------------------------- /gateware/verilog/common/char_disp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/char_disp.v -------------------------------------------------------------------------------- /gateware/verilog/common/clk_div_hz.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/clk_div_hz.v -------------------------------------------------------------------------------- /gateware/verilog/common/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/debounce.v -------------------------------------------------------------------------------- /gateware/verilog/common/led_matrix.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/led_matrix.v -------------------------------------------------------------------------------- /gateware/verilog/common/out/char_disp_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/char_disp_out -------------------------------------------------------------------------------- /gateware/verilog/common/out/debounce_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/debounce_out -------------------------------------------------------------------------------- /gateware/verilog/common/out/led_matrix_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/led_matrix_out -------------------------------------------------------------------------------- /gateware/verilog/common/out/pwm_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/pwm_out -------------------------------------------------------------------------------- /gateware/verilog/common/out/uart_rx_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/uart_rx_out -------------------------------------------------------------------------------- /gateware/verilog/common/out/uart_tx_out: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/out/uart_tx_out -------------------------------------------------------------------------------- /gateware/verilog/common/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/pwm.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/char_disp_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/char_disp_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/char_disp_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/char_disp_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/debounce_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/debounce_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/debounce_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/debounce_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/led_matrix_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/led_matrix_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/led_matrix_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/led_matrix_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/pwm_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/pwm_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/pwm_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/pwm_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/uart_enum.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/uart_enum.txt -------------------------------------------------------------------------------- /gateware/verilog/common/sim/uart_rx_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/uart_rx_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/uart_rx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/uart_rx_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/sim/uart_tx_config.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/uart_tx_config.gtkw -------------------------------------------------------------------------------- /gateware/verilog/common/sim/uart_tx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/sim/uart_tx_tb.v -------------------------------------------------------------------------------- /gateware/verilog/common/uart_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/uart_rx.v -------------------------------------------------------------------------------- /gateware/verilog/common/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/common/uart_tx.v -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/Makefile -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/disp_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/disp_rx.v -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/disp_rx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/disp_rx_tb.v -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/feather.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/feather.pcf -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /gateware/verilog/disp_rx/sim/state_enum.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_rx/sim/state_enum.txt -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/Makefile -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/disp_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/disp_tx.v -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/disp_tx_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/disp_tx_tb.v -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/feather.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/feather.pcf -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /gateware/verilog/disp_tx/sim/state_enum.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/disp_tx/sim/state_enum.txt -------------------------------------------------------------------------------- /gateware/verilog/dot/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/dot/Makefile -------------------------------------------------------------------------------- /gateware/verilog/dot/dot.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/dot/dot.v -------------------------------------------------------------------------------- /gateware/verilog/dot/dot_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/dot/dot_tb.v -------------------------------------------------------------------------------- /gateware/verilog/dot/feather.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/dot/feather.pcf -------------------------------------------------------------------------------- /gateware/verilog/dot/sim/direction_enum.txt: -------------------------------------------------------------------------------- 1 | 1 UP 2 | 2 DOWN 3 | 4 LEFT 4 | 8 RIGHT -------------------------------------------------------------------------------- /gateware/verilog/dot/sim/display_enum.txt: -------------------------------------------------------------------------------- 1 | 0 START 2 | 1 ONE 3 | 2 TWO 4 | 3 THREE 5 | 4 GAME 6 | 8 DEAD -------------------------------------------------------------------------------- /gateware/verilog/dot/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/dot/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /gateware/verilog/dot/sim/mode_enum.txt: -------------------------------------------------------------------------------- 1 | 0 IDLE 2 | 2 BEGIN 3 | 4 PLAY 4 | 8 END -------------------------------------------------------------------------------- /gateware/verilog/feather.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/feather.pcf -------------------------------------------------------------------------------- /gateware/verilog/pwm/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/pwm/Makefile -------------------------------------------------------------------------------- /gateware/verilog/pwm/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/pwm/pwm.v -------------------------------------------------------------------------------- /gateware/verilog/pwm/pwm_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/pwm/pwm_tb.v -------------------------------------------------------------------------------- /gateware/verilog/pwm/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/pwm/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/Makefile -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/display_select.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/display_select.v -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/feather.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/feather.pcf -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/nibble_decode.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/nibble_decode.v -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/seven_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/seven_seg.v -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/seven_seg_tb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/seven_seg_tb.v -------------------------------------------------------------------------------- /gateware/verilog/seven_seg/sim/gtkwaveConfig.gtkw: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/gateware/verilog/seven_seg/sim/gtkwaveConfig.gtkw -------------------------------------------------------------------------------- /hardware/0.1/.gitignore: -------------------------------------------------------------------------------- 1 | *.bak 2 | *.bck 3 | -------------------------------------------------------------------------------- /hardware/0.1/fp-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/fp-lib-table -------------------------------------------------------------------------------- /hardware/0.1/ftdi.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/ftdi.sch -------------------------------------------------------------------------------- /hardware/0.1/iCE40-fpga-cache.lib: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/iCE40-fpga-cache.lib -------------------------------------------------------------------------------- /hardware/0.1/iCE40-fpga.kicad_pcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/iCE40-fpga.kicad_pcb -------------------------------------------------------------------------------- /hardware/0.1/iCE40-fpga.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/iCE40-fpga.pdf -------------------------------------------------------------------------------- /hardware/0.1/iCE40-fpga.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/iCE40-fpga.pro -------------------------------------------------------------------------------- /hardware/0.1/iCE40-fpga.sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/iCE40-fpga.sch -------------------------------------------------------------------------------- /hardware/0.1/sym-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.1/sym-lib-table -------------------------------------------------------------------------------- /hardware/0.2/.gitignore: -------------------------------------------------------------------------------- 1 | *.bak 2 | *.bck 3 | -------------------------------------------------------------------------------- /hardware/0.2/fp-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/fp-lib-table -------------------------------------------------------------------------------- /hardware/0.2/ftdi.kicad_sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/ftdi.kicad_sch -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.kicad_pcb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.kicad_pcb -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.kicad_prl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.kicad_prl -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.kicad_pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.kicad_pro -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.kicad_sch: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.kicad_sch -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.pro: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.pro -------------------------------------------------------------------------------- /hardware/0.2/iCE40-fpga.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/iCE40-fpga.xml -------------------------------------------------------------------------------- /hardware/0.2/outputs/assembly.html: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/outputs/assembly.html -------------------------------------------------------------------------------- /hardware/0.2/outputs/bom.csv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/outputs/bom.csv -------------------------------------------------------------------------------- /hardware/0.2/outputs/iCE40-fpga.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/outputs/iCE40-fpga.pdf -------------------------------------------------------------------------------- /hardware/0.2/outputs/iCE40-fpga_20210103.zip: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/outputs/iCE40-fpga_20210103.zip -------------------------------------------------------------------------------- /hardware/0.2/sym-lib-table: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/joshajohnson/iCE40-feather/HEAD/hardware/0.2/sym-lib-table --------------------------------------------------------------------------------