├── Manifest.py ├── README.md ├── clk_gen.vhd ├── dac.vhd ├── dac_config.vhd ├── dac_dds.vhd ├── dac_spi.vhd ├── dds_application ├── Makefile ├── dds_application.cpp └── dds_application.h ├── documentation ├── AD5791.pdf ├── UG-185.pdf ├── fpga_dac.png ├── state_machine.png ├── ug526.pdf ├── ug537.pdf └── wbspec_b4.pdf ├── fpga_dac.cpj ├── fpga_dac.ucf ├── fpga_dac.vhd ├── fpga_dac.xdl ├── ipcore_dds ├── dds_compiler_v5_0.ngc ├── dds_compiler_v5_0.vhd └── dds_compiler_v5_0.xco ├── ipcore_dir ├── chipscope_icon.ngc ├── chipscope_icon.vhd ├── chipscope_icon.xco ├── chipscope_ila.ngc ├── chipscope_ila.vhd ├── chipscope_ila.xco ├── clk_pll.vhd └── clk_pll.xco └── wb_rs232_syscon ├── Makefile ├── Manifest.py ├── auto_baud.v ├── rs232_syscon.pdf ├── rs232_syscon.v ├── rs232_syscon_top.v ├── rs232_syscon_top.xml ├── serial.v ├── wb_rs232_syscon.vhd └── xwb_rs232_syscon.vhd /Manifest.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/Manifest.py -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/README.md -------------------------------------------------------------------------------- /clk_gen.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/clk_gen.vhd -------------------------------------------------------------------------------- /dac.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dac.vhd -------------------------------------------------------------------------------- /dac_config.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dac_config.vhd -------------------------------------------------------------------------------- /dac_dds.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dac_dds.vhd -------------------------------------------------------------------------------- /dac_spi.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dac_spi.vhd -------------------------------------------------------------------------------- /dds_application/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dds_application/Makefile -------------------------------------------------------------------------------- /dds_application/dds_application.cpp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/dds_application/dds_application.cpp -------------------------------------------------------------------------------- /dds_application/dds_application.h: -------------------------------------------------------------------------------- 1 | /* button serial .h */ 2 | -------------------------------------------------------------------------------- /documentation/AD5791.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/AD5791.pdf -------------------------------------------------------------------------------- /documentation/UG-185.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/UG-185.pdf -------------------------------------------------------------------------------- /documentation/fpga_dac.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/fpga_dac.png -------------------------------------------------------------------------------- /documentation/state_machine.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/state_machine.png -------------------------------------------------------------------------------- /documentation/ug526.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/ug526.pdf -------------------------------------------------------------------------------- /documentation/ug537.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/ug537.pdf -------------------------------------------------------------------------------- /documentation/wbspec_b4.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/documentation/wbspec_b4.pdf -------------------------------------------------------------------------------- /fpga_dac.cpj: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/fpga_dac.cpj -------------------------------------------------------------------------------- /fpga_dac.ucf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/fpga_dac.ucf -------------------------------------------------------------------------------- /fpga_dac.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/fpga_dac.vhd -------------------------------------------------------------------------------- /fpga_dac.xdl: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/fpga_dac.xdl -------------------------------------------------------------------------------- /ipcore_dds/dds_compiler_v5_0.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dds/dds_compiler_v5_0.ngc -------------------------------------------------------------------------------- /ipcore_dds/dds_compiler_v5_0.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dds/dds_compiler_v5_0.vhd -------------------------------------------------------------------------------- /ipcore_dds/dds_compiler_v5_0.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dds/dds_compiler_v5_0.xco -------------------------------------------------------------------------------- /ipcore_dir/chipscope_icon.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_icon.ngc -------------------------------------------------------------------------------- /ipcore_dir/chipscope_icon.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_icon.vhd -------------------------------------------------------------------------------- /ipcore_dir/chipscope_icon.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_icon.xco -------------------------------------------------------------------------------- /ipcore_dir/chipscope_ila.ngc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_ila.ngc -------------------------------------------------------------------------------- /ipcore_dir/chipscope_ila.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_ila.vhd -------------------------------------------------------------------------------- /ipcore_dir/chipscope_ila.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/chipscope_ila.xco -------------------------------------------------------------------------------- /ipcore_dir/clk_pll.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/clk_pll.vhd -------------------------------------------------------------------------------- /ipcore_dir/clk_pll.xco: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/ipcore_dir/clk_pll.xco -------------------------------------------------------------------------------- /wb_rs232_syscon/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/Makefile -------------------------------------------------------------------------------- /wb_rs232_syscon/Manifest.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/Manifest.py -------------------------------------------------------------------------------- /wb_rs232_syscon/auto_baud.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/auto_baud.v -------------------------------------------------------------------------------- /wb_rs232_syscon/rs232_syscon.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/rs232_syscon.pdf -------------------------------------------------------------------------------- /wb_rs232_syscon/rs232_syscon.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/rs232_syscon.v -------------------------------------------------------------------------------- /wb_rs232_syscon/rs232_syscon_top.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/rs232_syscon_top.v -------------------------------------------------------------------------------- /wb_rs232_syscon/rs232_syscon_top.xml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/rs232_syscon_top.xml -------------------------------------------------------------------------------- /wb_rs232_syscon/serial.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/serial.v -------------------------------------------------------------------------------- /wb_rs232_syscon/wb_rs232_syscon.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/wb_rs232_syscon.vhd -------------------------------------------------------------------------------- /wb_rs232_syscon/xwb_rs232_syscon.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/julianofjm/fpga_dac/HEAD/wb_rs232_syscon/xwb_rs232_syscon.vhd --------------------------------------------------------------------------------