├── README.md ├── doc └── async_fifo.vsdx ├── img ├── async_fifo.jpg ├── cdc.jpg ├── cdc_without_gray2bin.jpg ├── cnt_example1.jpg ├── cnt_example2.jpg └── fwft.jpg ├── rtl ├── async_fifo.v ├── dual_port_ram.v ├── fifo_rd_ctrl.v ├── fifo_wr_ctrl.v └── ram.v └── testbench ├── tb_async_fifo.v ├── tb_dual_port_ram.v ├── tb_fifo_rd_ctrl.v ├── tb_fifo_wr_ctrl.v └── tb_ram.v /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/README.md -------------------------------------------------------------------------------- /doc/async_fifo.vsdx: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/doc/async_fifo.vsdx -------------------------------------------------------------------------------- /img/async_fifo.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/async_fifo.jpg -------------------------------------------------------------------------------- /img/cdc.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/cdc.jpg -------------------------------------------------------------------------------- /img/cdc_without_gray2bin.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/cdc_without_gray2bin.jpg -------------------------------------------------------------------------------- /img/cnt_example1.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/cnt_example1.jpg -------------------------------------------------------------------------------- /img/cnt_example2.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/cnt_example2.jpg -------------------------------------------------------------------------------- /img/fwft.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/img/fwft.jpg -------------------------------------------------------------------------------- /rtl/async_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/rtl/async_fifo.v -------------------------------------------------------------------------------- /rtl/dual_port_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/rtl/dual_port_ram.v -------------------------------------------------------------------------------- /rtl/fifo_rd_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/rtl/fifo_rd_ctrl.v -------------------------------------------------------------------------------- /rtl/fifo_wr_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/rtl/fifo_wr_ctrl.v -------------------------------------------------------------------------------- /rtl/ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/rtl/ram.v -------------------------------------------------------------------------------- /testbench/tb_async_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/testbench/tb_async_fifo.v -------------------------------------------------------------------------------- /testbench/tb_dual_port_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/testbench/tb_dual_port_ram.v -------------------------------------------------------------------------------- /testbench/tb_fifo_rd_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/testbench/tb_fifo_rd_ctrl.v -------------------------------------------------------------------------------- /testbench/tb_fifo_wr_ctrl.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/testbench/tb_fifo_wr_ctrl.v -------------------------------------------------------------------------------- /testbench/tb_ram.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lauchinyuan/Asymmetric_async_FIFO/HEAD/testbench/tb_ram.v --------------------------------------------------------------------------------