├── ebook ├── audio │ ├── audiostream │ │ ├── BaudTickGen.v │ │ ├── Makefile │ │ ├── PWM.v │ │ ├── async_receiver.v │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── play │ │ └── stream.pcf │ ├── blackice.mk │ └── music │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── music.pcf │ │ └── music.v ├── blackice.mk ├── builtin │ ├── LEDglow │ │ ├── LEDglow.pcf │ │ ├── LEDglow.v │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ └── chip.txt │ ├── blackice.mk │ ├── bounce │ │ ├── Makefile │ │ ├── bounce.pcf │ │ ├── bounce.v │ │ ├── chip.bin │ │ ├── chip.blif │ │ └── chip.txt │ ├── button │ │ ├── Makefile │ │ ├── button_test.pcf │ │ ├── button_test.v │ │ ├── chip.bin │ │ ├── chip.blif │ │ └── chip.txt │ ├── debounce │ │ ├── Makefile │ │ ├── PushButton_Debouncer.v │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── debounce.pcf │ │ └── debounce.v │ ├── led │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── led.pcf │ │ └── led.v │ ├── leds │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── leds.pcf │ │ └── leds.v │ └── switches │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── switch_test.pcf │ │ └── switch_test.v ├── input │ └── switches8 │ │ ├── Makefile │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── switches.pcf │ │ └── switches.v └── output │ ├── blackice.mk │ ├── hex7seg │ ├── LICENSE │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── decoder_7_seg_hex.v │ ├── display_7_seg_hex.v │ ├── seg_test.pcf │ └── seg_test.v │ ├── leds8 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── leds.pcf │ └── leds.v │ ├── pong │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── hvsync_generator.v │ ├── pong.pcf │ └── pong.v │ └── rgbled │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── rgbled.pcf │ └── rgbled.v ├── fpga ├── an108 │ ├── Makefile │ ├── an108.pcf │ ├── an108.v │ ├── chip.bin │ ├── chip.blif │ └── chip.txt ├── baby │ ├── .lines.hex.swp │ ├── Makefile │ ├── add.hex │ ├── baby.pcf │ ├── baby.ram │ ├── baby.ramold │ ├── baby.reg │ ├── baby.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── disassemble.py │ ├── ledpanel.v │ ├── lines.a │ └── lines.hex ├── blackice.mk ├── computer │ ├── Makefile │ ├── PS2ScanToAscii.v │ ├── byte_to_hex.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── computer.bin │ ├── font.hex │ ├── font8x16.old │ ├── font8x16.v │ ├── ps2.v │ ├── text_field.v │ ├── tone.v │ ├── vga.v │ ├── vga_test.pcf │ └── vga_test.v ├── debug │ ├── Makefile │ ├── byte_to_hex.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debug.pcf │ ├── debug.v │ ├── debug_test.v │ ├── sync_reset.v │ └── uart_tx.v ├── flashy │ ├── Makefile │ ├── blackice.pcf │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── oscilloscope.pcf │ ├── oscilloscope.v │ ├── oscilloscope │ │ └── oscilloscope.ino │ ├── qspislave_rx.v │ └── qspislave_tx.v ├── keypad │ ├── Makefile │ ├── blackice.mk │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── keypad_test.pcf │ └── keypad_test.v ├── ledbaby │ ├── Makefile │ ├── add.hex │ ├── baby.pcf │ ├── baby.save │ ├── baby.v │ ├── baby0.pcf │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── ledpanel.v │ └── lines.hex ├── ledpanel │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── ledpanel.v │ ├── lines.hex │ ├── lines.test │ ├── paneltest.pcf │ └── paneltest.v ├── ledpanel2 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── ledpanel.v │ ├── lines.hex │ ├── paneltest.pcf │ └── paneltest.v ├── motor │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debouncer.v │ ├── motor.pcf │ ├── motor.v │ ├── pwm.v │ └── quad.v ├── motor2 │ ├── Makefile │ ├── bcd.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debouncer.v │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── motor.pcf │ ├── motor.v │ ├── pwm.v │ └── quad.v ├── motor3 │ ├── Makefile │ ├── bcd.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debouncer.v │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── motor.pcf │ ├── motor.v │ ├── move.v │ ├── move_test.pcf │ ├── move_test.v │ ├── pwm.v │ └── quad.v ├── oscilloscope │ ├── Makefile │ ├── an108.v │ ├── blackice.pcf │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── oscilloscope.pcf │ ├── oscilloscope.v │ ├── oscilloscope │ │ ├── oscilloscope.ino │ │ └── tiled_assets.h │ ├── qspiplay.v │ ├── qspislave_rx.v │ └── qspislave_tx.v ├── ping │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── ping.v │ ├── ping_test.pcf │ └── ping_test.v ├── ps2 │ ├── Makefile │ ├── byte_to_hex.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debug.old │ ├── debug.v │ ├── ps2.v │ ├── ps2_test.pcf │ ├── ps2_test.v │ ├── sync_reset.v │ └── uart_tx.v ├── qspiplay │ ├── fpga │ │ ├── PWM.v │ │ ├── blackice.pcf │ │ ├── chip.bin │ │ ├── chip.blif │ │ ├── chip.txt │ │ ├── makefile │ │ └── qspiplay.v │ ├── ice40bitstream.h │ └── qspiplay.ino ├── robot │ ├── Makefile │ ├── bcd.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── debouncer.v │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── move.v │ ├── ping.v │ ├── pwm.v │ ├── quad.v │ ├── robot.pcf │ └── robot.v ├── seven │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── seg_test.pcf │ └── seg_test.v ├── tone │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── tone.v │ ├── tone_tester.pcf │ └── tone_tester.v ├── vga │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── font8x16.v │ ├── pc_vga_8x16_80_FF.v │ ├── vga.v │ ├── vga_text.pcf │ └── vga_text.v ├── vgabuff │ ├── Makefile │ ├── camera_read.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── hvsync_generator.v │ ├── vgabuff.pcf │ ├── vgabuff.v │ └── vgatest.v ├── voice │ ├── Makefile │ ├── blackice.pcf │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── microphone.pcf │ ├── qspislave_rx.v │ ├── qspislave_tx.v │ ├── spi16in.v │ ├── voice.pcf │ ├── voice.v │ └── voice │ │ └── voice.ino └── ws2812b │ ├── Makefile │ ├── blackice.mk │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── ws2811.v │ ├── wstest.pcf │ └── wstest.v ├── fpga4fun ├── main.mk ├── pongbreaker │ ├── Makefile │ ├── hvsync_generator.v │ ├── pong.pcf │ └── pong.v ├── ponghdmi │ ├── Makefile │ ├── icebreaker.pcf │ ├── pong.v │ └── vga_timing.v └── ponghdmi640 │ ├── Makefile │ ├── icebreaker.pcf │ ├── pong.v │ └── vga_timing.v ├── fpgafun ├── async │ ├── BaudTickGen.v │ ├── Makefile │ ├── PWM.v │ ├── async_receiver.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── music.pcf │ └── play ├── audiostream │ ├── Makefile │ ├── audio_stream.pcf │ ├── audio_stream.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── pll.v │ └── spi_slave.v ├── dds │ ├── Makefile │ ├── SimpleDDS.v │ ├── blackice.mk │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── dds.pcf │ ├── dds.v │ ├── sine.hex │ └── sine.v ├── microphone │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── microphone.pcf │ ├── microphone.v │ ├── pll.v │ └── spi_master.v ├── music │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── music.pcf │ └── music.v ├── music2 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── music.pcf │ └── music.v ├── music2a │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── music.pcf │ └── music.v ├── music3 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── divide_by12.v │ ├── music.pcf │ └── music.v ├── music4 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── music.pcf │ └── music.v ├── pong │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── hvsync_generator.v │ ├── pong.pcf │ └── pong.v ├── spi16 │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── microphone.pcf │ ├── microphone.v │ ├── pll.v │ └── spi_slave.v ├── spislave │ ├── Makefile │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── seg_test.pcf │ ├── seg_test.v │ └── spi_slave.v ├── spistream │ ├── Makefile │ ├── PWM.v │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ ├── decoder_7_seg.v │ ├── display_7_seg.v │ ├── seg_test.pcf │ ├── seg_test.v │ └── spi_slave.v └── textlcd │ ├── BaudTickGen.v │ ├── LCDmodule.v │ ├── Makefile │ ├── async_receiver.v │ ├── blackice.mk │ ├── chip.bin │ ├── chip.blif │ ├── chip.txt │ └── lcd_test.pcf └── other ├── grove ├── Makefile ├── chip.bin ├── chip.blif ├── chip.txt ├── grove_test.pcf └── grove_test.v └── vga ├── Makefile ├── chip.bin ├── chip.blif ├── chip.txt ├── font8x16.v ├── pc_vga_8x16_80_FF.v ├── vga.v ├── vga_text.pcf └── vga_text.v /ebook/audio/audiostream/BaudTickGen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/BaudTickGen.v -------------------------------------------------------------------------------- /ebook/audio/audiostream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/Makefile -------------------------------------------------------------------------------- /ebook/audio/audiostream/PWM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/PWM.v -------------------------------------------------------------------------------- /ebook/audio/audiostream/async_receiver.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/async_receiver.v -------------------------------------------------------------------------------- /ebook/audio/audiostream/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/chip.bin -------------------------------------------------------------------------------- /ebook/audio/audiostream/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/chip.blif -------------------------------------------------------------------------------- /ebook/audio/audiostream/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/chip.txt -------------------------------------------------------------------------------- /ebook/audio/audiostream/play: -------------------------------------------------------------------------------- 1 | mpg123 -m -s -4 --8bit stairway.mp3 >/dev/ttyAMA0 2 | -------------------------------------------------------------------------------- /ebook/audio/audiostream/stream.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/audiostream/stream.pcf -------------------------------------------------------------------------------- /ebook/audio/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/blackice.mk -------------------------------------------------------------------------------- /ebook/audio/music/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/Makefile -------------------------------------------------------------------------------- /ebook/audio/music/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/chip.bin -------------------------------------------------------------------------------- /ebook/audio/music/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/chip.blif -------------------------------------------------------------------------------- /ebook/audio/music/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/chip.txt -------------------------------------------------------------------------------- /ebook/audio/music/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/music.pcf -------------------------------------------------------------------------------- /ebook/audio/music/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/audio/music/music.v -------------------------------------------------------------------------------- /ebook/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/blackice.mk -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/LEDglow.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/LEDglow.pcf -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/LEDglow.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/LEDglow.v -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/Makefile -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/LEDglow/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/LEDglow/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/blackice.mk -------------------------------------------------------------------------------- /ebook/builtin/bounce/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/Makefile -------------------------------------------------------------------------------- /ebook/builtin/bounce/bounce.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/bounce.pcf -------------------------------------------------------------------------------- /ebook/builtin/bounce/bounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/bounce.v -------------------------------------------------------------------------------- /ebook/builtin/bounce/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/bounce/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/bounce/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/bounce/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/button/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/Makefile -------------------------------------------------------------------------------- /ebook/builtin/button/button_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/button_test.pcf -------------------------------------------------------------------------------- /ebook/builtin/button/button_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/button_test.v -------------------------------------------------------------------------------- /ebook/builtin/button/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/button/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/button/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/button/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/debounce/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/Makefile -------------------------------------------------------------------------------- /ebook/builtin/debounce/PushButton_Debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/PushButton_Debouncer.v -------------------------------------------------------------------------------- /ebook/builtin/debounce/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/debounce/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/debounce/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/debounce/debounce.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/debounce.pcf -------------------------------------------------------------------------------- /ebook/builtin/debounce/debounce.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/debounce/debounce.v -------------------------------------------------------------------------------- /ebook/builtin/led/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/led/Makefile -------------------------------------------------------------------------------- /ebook/builtin/led/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/led/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/led/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/led/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/led/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/led/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/led/led.pcf: -------------------------------------------------------------------------------- 1 | set_io blue_led 71 2 | 3 | -------------------------------------------------------------------------------- /ebook/builtin/led/led.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/led/led.v -------------------------------------------------------------------------------- /ebook/builtin/leds/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/Makefile -------------------------------------------------------------------------------- /ebook/builtin/leds/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/leds/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/leds/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/leds/leds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/leds.pcf -------------------------------------------------------------------------------- /ebook/builtin/leds/leds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/leds/leds.v -------------------------------------------------------------------------------- /ebook/builtin/switches/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/Makefile -------------------------------------------------------------------------------- /ebook/builtin/switches/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/chip.bin -------------------------------------------------------------------------------- /ebook/builtin/switches/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/chip.blif -------------------------------------------------------------------------------- /ebook/builtin/switches/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/chip.txt -------------------------------------------------------------------------------- /ebook/builtin/switches/switch_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/switch_test.pcf -------------------------------------------------------------------------------- /ebook/builtin/switches/switch_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/builtin/switches/switch_test.v -------------------------------------------------------------------------------- /ebook/input/switches8/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/Makefile -------------------------------------------------------------------------------- /ebook/input/switches8/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/chip.bin -------------------------------------------------------------------------------- /ebook/input/switches8/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/chip.blif -------------------------------------------------------------------------------- /ebook/input/switches8/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/chip.txt -------------------------------------------------------------------------------- /ebook/input/switches8/switches.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/switches.pcf -------------------------------------------------------------------------------- /ebook/input/switches8/switches.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/input/switches8/switches.v -------------------------------------------------------------------------------- /ebook/output/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/blackice.mk -------------------------------------------------------------------------------- /ebook/output/hex7seg/LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/LICENSE -------------------------------------------------------------------------------- /ebook/output/hex7seg/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/Makefile -------------------------------------------------------------------------------- /ebook/output/hex7seg/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/chip.bin -------------------------------------------------------------------------------- /ebook/output/hex7seg/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/chip.blif -------------------------------------------------------------------------------- /ebook/output/hex7seg/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/chip.txt -------------------------------------------------------------------------------- /ebook/output/hex7seg/decoder_7_seg_hex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/decoder_7_seg_hex.v -------------------------------------------------------------------------------- /ebook/output/hex7seg/display_7_seg_hex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/display_7_seg_hex.v -------------------------------------------------------------------------------- /ebook/output/hex7seg/seg_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/seg_test.pcf -------------------------------------------------------------------------------- /ebook/output/hex7seg/seg_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/hex7seg/seg_test.v -------------------------------------------------------------------------------- /ebook/output/leds8/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/Makefile -------------------------------------------------------------------------------- /ebook/output/leds8/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/chip.bin -------------------------------------------------------------------------------- /ebook/output/leds8/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/chip.blif -------------------------------------------------------------------------------- /ebook/output/leds8/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/chip.txt -------------------------------------------------------------------------------- /ebook/output/leds8/leds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/leds.pcf -------------------------------------------------------------------------------- /ebook/output/leds8/leds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/leds8/leds.v -------------------------------------------------------------------------------- /ebook/output/pong/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/Makefile -------------------------------------------------------------------------------- /ebook/output/pong/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/chip.bin -------------------------------------------------------------------------------- /ebook/output/pong/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/chip.blif -------------------------------------------------------------------------------- /ebook/output/pong/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/chip.txt -------------------------------------------------------------------------------- /ebook/output/pong/hvsync_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/hvsync_generator.v -------------------------------------------------------------------------------- /ebook/output/pong/pong.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/pong.pcf -------------------------------------------------------------------------------- /ebook/output/pong/pong.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/pong/pong.v -------------------------------------------------------------------------------- /ebook/output/rgbled/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/Makefile -------------------------------------------------------------------------------- /ebook/output/rgbled/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/chip.bin -------------------------------------------------------------------------------- /ebook/output/rgbled/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/chip.blif -------------------------------------------------------------------------------- /ebook/output/rgbled/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/chip.txt -------------------------------------------------------------------------------- /ebook/output/rgbled/rgbled.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/rgbled.pcf -------------------------------------------------------------------------------- /ebook/output/rgbled/rgbled.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/ebook/output/rgbled/rgbled.v -------------------------------------------------------------------------------- /fpga/an108/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/Makefile -------------------------------------------------------------------------------- /fpga/an108/an108.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/an108.pcf -------------------------------------------------------------------------------- /fpga/an108/an108.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/an108.v -------------------------------------------------------------------------------- /fpga/an108/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/chip.bin -------------------------------------------------------------------------------- /fpga/an108/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/chip.blif -------------------------------------------------------------------------------- /fpga/an108/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/an108/chip.txt -------------------------------------------------------------------------------- /fpga/baby/.lines.hex.swp: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/.lines.hex.swp -------------------------------------------------------------------------------- /fpga/baby/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/Makefile -------------------------------------------------------------------------------- /fpga/baby/add.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/add.hex -------------------------------------------------------------------------------- /fpga/baby/baby.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/baby.pcf -------------------------------------------------------------------------------- /fpga/baby/baby.ram: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/baby.ram -------------------------------------------------------------------------------- /fpga/baby/baby.ramold: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/baby.ramold -------------------------------------------------------------------------------- /fpga/baby/baby.reg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/baby.reg -------------------------------------------------------------------------------- /fpga/baby/baby.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/baby.v -------------------------------------------------------------------------------- /fpga/baby/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/chip.bin -------------------------------------------------------------------------------- /fpga/baby/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/chip.blif -------------------------------------------------------------------------------- /fpga/baby/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/chip.txt -------------------------------------------------------------------------------- /fpga/baby/disassemble.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/disassemble.py -------------------------------------------------------------------------------- /fpga/baby/ledpanel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/ledpanel.v -------------------------------------------------------------------------------- /fpga/baby/lines.a: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/lines.a -------------------------------------------------------------------------------- /fpga/baby/lines.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/baby/lines.hex -------------------------------------------------------------------------------- /fpga/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/blackice.mk -------------------------------------------------------------------------------- /fpga/computer/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/Makefile -------------------------------------------------------------------------------- /fpga/computer/PS2ScanToAscii.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/PS2ScanToAscii.v -------------------------------------------------------------------------------- /fpga/computer/byte_to_hex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/byte_to_hex.v -------------------------------------------------------------------------------- /fpga/computer/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/chip.bin -------------------------------------------------------------------------------- /fpga/computer/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/chip.blif -------------------------------------------------------------------------------- /fpga/computer/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/chip.txt -------------------------------------------------------------------------------- /fpga/computer/computer.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/computer.bin -------------------------------------------------------------------------------- /fpga/computer/font.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/font.hex -------------------------------------------------------------------------------- /fpga/computer/font8x16.old: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/font8x16.old -------------------------------------------------------------------------------- /fpga/computer/font8x16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/font8x16.v -------------------------------------------------------------------------------- /fpga/computer/ps2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/ps2.v -------------------------------------------------------------------------------- /fpga/computer/text_field.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/text_field.v -------------------------------------------------------------------------------- /fpga/computer/tone.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/tone.v -------------------------------------------------------------------------------- /fpga/computer/vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/vga.v -------------------------------------------------------------------------------- /fpga/computer/vga_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/vga_test.pcf -------------------------------------------------------------------------------- /fpga/computer/vga_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/computer/vga_test.v -------------------------------------------------------------------------------- /fpga/debug/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/Makefile -------------------------------------------------------------------------------- /fpga/debug/byte_to_hex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/byte_to_hex.v -------------------------------------------------------------------------------- /fpga/debug/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/chip.bin -------------------------------------------------------------------------------- /fpga/debug/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/chip.blif -------------------------------------------------------------------------------- /fpga/debug/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/chip.txt -------------------------------------------------------------------------------- /fpga/debug/debug.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/debug.pcf -------------------------------------------------------------------------------- /fpga/debug/debug.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/debug.v -------------------------------------------------------------------------------- /fpga/debug/debug_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/debug_test.v -------------------------------------------------------------------------------- /fpga/debug/sync_reset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/sync_reset.v -------------------------------------------------------------------------------- /fpga/debug/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/debug/uart_tx.v -------------------------------------------------------------------------------- /fpga/flashy/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/Makefile -------------------------------------------------------------------------------- /fpga/flashy/blackice.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/blackice.pcf -------------------------------------------------------------------------------- /fpga/flashy/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/chip.bin -------------------------------------------------------------------------------- /fpga/flashy/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/chip.blif -------------------------------------------------------------------------------- /fpga/flashy/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/chip.txt -------------------------------------------------------------------------------- /fpga/flashy/oscilloscope.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/oscilloscope.pcf -------------------------------------------------------------------------------- /fpga/flashy/oscilloscope.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/oscilloscope.v -------------------------------------------------------------------------------- /fpga/flashy/oscilloscope/oscilloscope.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/oscilloscope/oscilloscope.ino -------------------------------------------------------------------------------- /fpga/flashy/qspislave_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/qspislave_rx.v -------------------------------------------------------------------------------- /fpga/flashy/qspislave_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/flashy/qspislave_tx.v -------------------------------------------------------------------------------- /fpga/keypad/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/Makefile -------------------------------------------------------------------------------- /fpga/keypad/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/blackice.mk -------------------------------------------------------------------------------- /fpga/keypad/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/chip.bin -------------------------------------------------------------------------------- /fpga/keypad/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/chip.blif -------------------------------------------------------------------------------- /fpga/keypad/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/chip.txt -------------------------------------------------------------------------------- /fpga/keypad/keypad_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/keypad_test.pcf -------------------------------------------------------------------------------- /fpga/keypad/keypad_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/keypad/keypad_test.v -------------------------------------------------------------------------------- /fpga/ledbaby/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/Makefile -------------------------------------------------------------------------------- /fpga/ledbaby/add.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/add.hex -------------------------------------------------------------------------------- /fpga/ledbaby/baby.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/baby.pcf -------------------------------------------------------------------------------- /fpga/ledbaby/baby.save: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/baby.save -------------------------------------------------------------------------------- /fpga/ledbaby/baby.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/baby.v -------------------------------------------------------------------------------- /fpga/ledbaby/baby0.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/baby0.pcf -------------------------------------------------------------------------------- /fpga/ledbaby/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/chip.bin -------------------------------------------------------------------------------- /fpga/ledbaby/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/chip.blif -------------------------------------------------------------------------------- /fpga/ledbaby/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/chip.txt -------------------------------------------------------------------------------- /fpga/ledbaby/ledpanel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/ledpanel.v -------------------------------------------------------------------------------- /fpga/ledbaby/lines.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledbaby/lines.hex -------------------------------------------------------------------------------- /fpga/ledpanel/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/Makefile -------------------------------------------------------------------------------- /fpga/ledpanel/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/chip.bin -------------------------------------------------------------------------------- /fpga/ledpanel/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/chip.blif -------------------------------------------------------------------------------- /fpga/ledpanel/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/chip.txt -------------------------------------------------------------------------------- /fpga/ledpanel/ledpanel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/ledpanel.v -------------------------------------------------------------------------------- /fpga/ledpanel/lines.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/lines.hex -------------------------------------------------------------------------------- /fpga/ledpanel/lines.test: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/lines.test -------------------------------------------------------------------------------- /fpga/ledpanel/paneltest.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/paneltest.pcf -------------------------------------------------------------------------------- /fpga/ledpanel/paneltest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel/paneltest.v -------------------------------------------------------------------------------- /fpga/ledpanel2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/Makefile -------------------------------------------------------------------------------- /fpga/ledpanel2/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/chip.bin -------------------------------------------------------------------------------- /fpga/ledpanel2/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/chip.blif -------------------------------------------------------------------------------- /fpga/ledpanel2/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/chip.txt -------------------------------------------------------------------------------- /fpga/ledpanel2/ledpanel.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/ledpanel.v -------------------------------------------------------------------------------- /fpga/ledpanel2/lines.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/lines.hex -------------------------------------------------------------------------------- /fpga/ledpanel2/paneltest.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/paneltest.pcf -------------------------------------------------------------------------------- /fpga/ledpanel2/paneltest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ledpanel2/paneltest.v -------------------------------------------------------------------------------- /fpga/motor/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/Makefile -------------------------------------------------------------------------------- /fpga/motor/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/chip.bin -------------------------------------------------------------------------------- /fpga/motor/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/chip.blif -------------------------------------------------------------------------------- /fpga/motor/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/chip.txt -------------------------------------------------------------------------------- /fpga/motor/debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/debouncer.v -------------------------------------------------------------------------------- /fpga/motor/motor.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/motor.pcf -------------------------------------------------------------------------------- /fpga/motor/motor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/motor.v -------------------------------------------------------------------------------- /fpga/motor/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/pwm.v -------------------------------------------------------------------------------- /fpga/motor/quad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor/quad.v -------------------------------------------------------------------------------- /fpga/motor2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/Makefile -------------------------------------------------------------------------------- /fpga/motor2/bcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/bcd.v -------------------------------------------------------------------------------- /fpga/motor2/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/chip.bin -------------------------------------------------------------------------------- /fpga/motor2/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/chip.blif -------------------------------------------------------------------------------- /fpga/motor2/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/chip.txt -------------------------------------------------------------------------------- /fpga/motor2/debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/debouncer.v -------------------------------------------------------------------------------- /fpga/motor2/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/decoder_7_seg.v -------------------------------------------------------------------------------- /fpga/motor2/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/display_7_seg.v -------------------------------------------------------------------------------- /fpga/motor2/motor.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/motor.pcf -------------------------------------------------------------------------------- /fpga/motor2/motor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/motor.v -------------------------------------------------------------------------------- /fpga/motor2/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/pwm.v -------------------------------------------------------------------------------- /fpga/motor2/quad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor2/quad.v -------------------------------------------------------------------------------- /fpga/motor3/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/Makefile -------------------------------------------------------------------------------- /fpga/motor3/bcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/bcd.v -------------------------------------------------------------------------------- /fpga/motor3/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/chip.bin -------------------------------------------------------------------------------- /fpga/motor3/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/chip.blif -------------------------------------------------------------------------------- /fpga/motor3/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/chip.txt -------------------------------------------------------------------------------- /fpga/motor3/debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/debouncer.v -------------------------------------------------------------------------------- /fpga/motor3/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/decoder_7_seg.v -------------------------------------------------------------------------------- /fpga/motor3/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/display_7_seg.v -------------------------------------------------------------------------------- /fpga/motor3/motor.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/motor.pcf -------------------------------------------------------------------------------- /fpga/motor3/motor.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/motor.v -------------------------------------------------------------------------------- /fpga/motor3/move.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/move.v -------------------------------------------------------------------------------- /fpga/motor3/move_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/move_test.pcf -------------------------------------------------------------------------------- /fpga/motor3/move_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/move_test.v -------------------------------------------------------------------------------- /fpga/motor3/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/pwm.v -------------------------------------------------------------------------------- /fpga/motor3/quad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/motor3/quad.v -------------------------------------------------------------------------------- /fpga/oscilloscope/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/Makefile -------------------------------------------------------------------------------- /fpga/oscilloscope/an108.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/an108.v -------------------------------------------------------------------------------- /fpga/oscilloscope/blackice.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/blackice.pcf -------------------------------------------------------------------------------- /fpga/oscilloscope/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/chip.bin -------------------------------------------------------------------------------- /fpga/oscilloscope/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/chip.blif -------------------------------------------------------------------------------- /fpga/oscilloscope/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/chip.txt -------------------------------------------------------------------------------- /fpga/oscilloscope/oscilloscope.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/oscilloscope.pcf -------------------------------------------------------------------------------- /fpga/oscilloscope/oscilloscope.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/oscilloscope.v -------------------------------------------------------------------------------- /fpga/oscilloscope/oscilloscope/oscilloscope.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/oscilloscope/oscilloscope.ino -------------------------------------------------------------------------------- /fpga/oscilloscope/oscilloscope/tiled_assets.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/oscilloscope/tiled_assets.h -------------------------------------------------------------------------------- /fpga/oscilloscope/qspiplay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/qspiplay.v -------------------------------------------------------------------------------- /fpga/oscilloscope/qspislave_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/qspislave_rx.v -------------------------------------------------------------------------------- /fpga/oscilloscope/qspislave_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/oscilloscope/qspislave_tx.v -------------------------------------------------------------------------------- /fpga/ping/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/Makefile -------------------------------------------------------------------------------- /fpga/ping/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/chip.bin -------------------------------------------------------------------------------- /fpga/ping/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/chip.blif -------------------------------------------------------------------------------- /fpga/ping/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/chip.txt -------------------------------------------------------------------------------- /fpga/ping/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/decoder_7_seg.v -------------------------------------------------------------------------------- /fpga/ping/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/display_7_seg.v -------------------------------------------------------------------------------- /fpga/ping/ping.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/ping.v -------------------------------------------------------------------------------- /fpga/ping/ping_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/ping_test.pcf -------------------------------------------------------------------------------- /fpga/ping/ping_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ping/ping_test.v -------------------------------------------------------------------------------- /fpga/ps2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/Makefile -------------------------------------------------------------------------------- /fpga/ps2/byte_to_hex.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/byte_to_hex.v -------------------------------------------------------------------------------- /fpga/ps2/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/chip.bin -------------------------------------------------------------------------------- /fpga/ps2/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/chip.blif -------------------------------------------------------------------------------- /fpga/ps2/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/chip.txt -------------------------------------------------------------------------------- /fpga/ps2/debug.old: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/debug.old -------------------------------------------------------------------------------- /fpga/ps2/debug.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/debug.v -------------------------------------------------------------------------------- /fpga/ps2/ps2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/ps2.v -------------------------------------------------------------------------------- /fpga/ps2/ps2_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/ps2_test.pcf -------------------------------------------------------------------------------- /fpga/ps2/ps2_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/ps2_test.v -------------------------------------------------------------------------------- /fpga/ps2/sync_reset.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/sync_reset.v -------------------------------------------------------------------------------- /fpga/ps2/uart_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ps2/uart_tx.v -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/PWM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/PWM.v -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/blackice.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/blackice.pcf -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/chip.bin -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/chip.blif -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/chip.txt -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/makefile -------------------------------------------------------------------------------- /fpga/qspiplay/fpga/qspiplay.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/fpga/qspiplay.v -------------------------------------------------------------------------------- /fpga/qspiplay/ice40bitstream.h: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/ice40bitstream.h -------------------------------------------------------------------------------- /fpga/qspiplay/qspiplay.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/qspiplay/qspiplay.ino -------------------------------------------------------------------------------- /fpga/robot/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/Makefile -------------------------------------------------------------------------------- /fpga/robot/bcd.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/bcd.v -------------------------------------------------------------------------------- /fpga/robot/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/chip.bin -------------------------------------------------------------------------------- /fpga/robot/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/chip.blif -------------------------------------------------------------------------------- /fpga/robot/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/chip.txt -------------------------------------------------------------------------------- /fpga/robot/debouncer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/debouncer.v -------------------------------------------------------------------------------- /fpga/robot/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/decoder_7_seg.v -------------------------------------------------------------------------------- /fpga/robot/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/display_7_seg.v -------------------------------------------------------------------------------- /fpga/robot/move.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/move.v -------------------------------------------------------------------------------- /fpga/robot/ping.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/ping.v -------------------------------------------------------------------------------- /fpga/robot/pwm.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/pwm.v -------------------------------------------------------------------------------- /fpga/robot/quad.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/quad.v -------------------------------------------------------------------------------- /fpga/robot/robot.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/robot.pcf -------------------------------------------------------------------------------- /fpga/robot/robot.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/robot/robot.v -------------------------------------------------------------------------------- /fpga/seven/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/Makefile -------------------------------------------------------------------------------- /fpga/seven/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/chip.bin -------------------------------------------------------------------------------- /fpga/seven/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/chip.blif -------------------------------------------------------------------------------- /fpga/seven/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/chip.txt -------------------------------------------------------------------------------- /fpga/seven/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/decoder_7_seg.v -------------------------------------------------------------------------------- /fpga/seven/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/display_7_seg.v -------------------------------------------------------------------------------- /fpga/seven/seg_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/seg_test.pcf -------------------------------------------------------------------------------- /fpga/seven/seg_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/seven/seg_test.v -------------------------------------------------------------------------------- /fpga/tone/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/Makefile -------------------------------------------------------------------------------- /fpga/tone/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/chip.bin -------------------------------------------------------------------------------- /fpga/tone/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/chip.blif -------------------------------------------------------------------------------- /fpga/tone/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/chip.txt -------------------------------------------------------------------------------- /fpga/tone/tone.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/tone.v -------------------------------------------------------------------------------- /fpga/tone/tone_tester.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/tone_tester.pcf -------------------------------------------------------------------------------- /fpga/tone/tone_tester.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/tone/tone_tester.v -------------------------------------------------------------------------------- /fpga/vga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/Makefile -------------------------------------------------------------------------------- /fpga/vga/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/chip.bin -------------------------------------------------------------------------------- /fpga/vga/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/chip.blif -------------------------------------------------------------------------------- /fpga/vga/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/chip.txt -------------------------------------------------------------------------------- /fpga/vga/font8x16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/font8x16.v -------------------------------------------------------------------------------- /fpga/vga/pc_vga_8x16_80_FF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/pc_vga_8x16_80_FF.v -------------------------------------------------------------------------------- /fpga/vga/vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/vga.v -------------------------------------------------------------------------------- /fpga/vga/vga_text.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/vga_text.pcf -------------------------------------------------------------------------------- /fpga/vga/vga_text.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vga/vga_text.v -------------------------------------------------------------------------------- /fpga/vgabuff/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/Makefile -------------------------------------------------------------------------------- /fpga/vgabuff/camera_read.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/camera_read.v -------------------------------------------------------------------------------- /fpga/vgabuff/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/chip.bin -------------------------------------------------------------------------------- /fpga/vgabuff/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/chip.blif -------------------------------------------------------------------------------- /fpga/vgabuff/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/chip.txt -------------------------------------------------------------------------------- /fpga/vgabuff/hvsync_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/hvsync_generator.v -------------------------------------------------------------------------------- /fpga/vgabuff/vgabuff.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/vgabuff.pcf -------------------------------------------------------------------------------- /fpga/vgabuff/vgabuff.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/vgabuff.v -------------------------------------------------------------------------------- /fpga/vgabuff/vgatest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/vgabuff/vgatest.v -------------------------------------------------------------------------------- /fpga/voice/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/Makefile -------------------------------------------------------------------------------- /fpga/voice/blackice.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/blackice.pcf -------------------------------------------------------------------------------- /fpga/voice/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/chip.bin -------------------------------------------------------------------------------- /fpga/voice/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/chip.blif -------------------------------------------------------------------------------- /fpga/voice/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/chip.txt -------------------------------------------------------------------------------- /fpga/voice/microphone.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/microphone.pcf -------------------------------------------------------------------------------- /fpga/voice/qspislave_rx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/qspislave_rx.v -------------------------------------------------------------------------------- /fpga/voice/qspislave_tx.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/qspislave_tx.v -------------------------------------------------------------------------------- /fpga/voice/spi16in.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/spi16in.v -------------------------------------------------------------------------------- /fpga/voice/voice.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/voice.pcf -------------------------------------------------------------------------------- /fpga/voice/voice.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/voice.v -------------------------------------------------------------------------------- /fpga/voice/voice/voice.ino: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/voice/voice/voice.ino -------------------------------------------------------------------------------- /fpga/ws2812b/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/Makefile -------------------------------------------------------------------------------- /fpga/ws2812b/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/blackice.mk -------------------------------------------------------------------------------- /fpga/ws2812b/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/chip.bin -------------------------------------------------------------------------------- /fpga/ws2812b/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/chip.blif -------------------------------------------------------------------------------- /fpga/ws2812b/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/chip.txt -------------------------------------------------------------------------------- /fpga/ws2812b/ws2811.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/ws2811.v -------------------------------------------------------------------------------- /fpga/ws2812b/wstest.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/wstest.pcf -------------------------------------------------------------------------------- /fpga/ws2812b/wstest.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga/ws2812b/wstest.v -------------------------------------------------------------------------------- /fpga4fun/main.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/main.mk -------------------------------------------------------------------------------- /fpga4fun/pongbreaker/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/pongbreaker/Makefile -------------------------------------------------------------------------------- /fpga4fun/pongbreaker/hvsync_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/pongbreaker/hvsync_generator.v -------------------------------------------------------------------------------- /fpga4fun/pongbreaker/pong.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/pongbreaker/pong.pcf -------------------------------------------------------------------------------- /fpga4fun/pongbreaker/pong.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/pongbreaker/pong.v -------------------------------------------------------------------------------- /fpga4fun/ponghdmi/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi/Makefile -------------------------------------------------------------------------------- /fpga4fun/ponghdmi/icebreaker.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi/icebreaker.pcf -------------------------------------------------------------------------------- /fpga4fun/ponghdmi/pong.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi/pong.v -------------------------------------------------------------------------------- /fpga4fun/ponghdmi/vga_timing.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi/vga_timing.v -------------------------------------------------------------------------------- /fpga4fun/ponghdmi640/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi640/Makefile -------------------------------------------------------------------------------- /fpga4fun/ponghdmi640/icebreaker.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi640/icebreaker.pcf -------------------------------------------------------------------------------- /fpga4fun/ponghdmi640/pong.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi640/pong.v -------------------------------------------------------------------------------- /fpga4fun/ponghdmi640/vga_timing.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpga4fun/ponghdmi640/vga_timing.v -------------------------------------------------------------------------------- /fpgafun/async/BaudTickGen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/BaudTickGen.v -------------------------------------------------------------------------------- /fpgafun/async/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/Makefile -------------------------------------------------------------------------------- /fpgafun/async/PWM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/PWM.v -------------------------------------------------------------------------------- /fpgafun/async/async_receiver.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/async_receiver.v -------------------------------------------------------------------------------- /fpgafun/async/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/chip.bin -------------------------------------------------------------------------------- /fpgafun/async/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/chip.blif -------------------------------------------------------------------------------- /fpgafun/async/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/chip.txt -------------------------------------------------------------------------------- /fpgafun/async/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/async/music.pcf -------------------------------------------------------------------------------- /fpgafun/async/play: -------------------------------------------------------------------------------- 1 | mpg123 -m -s -4 --8bit stairway.mp3 >/dev/ttyAMA0 2 | -------------------------------------------------------------------------------- /fpgafun/audiostream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/Makefile -------------------------------------------------------------------------------- /fpgafun/audiostream/audio_stream.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/audio_stream.pcf -------------------------------------------------------------------------------- /fpgafun/audiostream/audio_stream.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/audio_stream.v -------------------------------------------------------------------------------- /fpgafun/audiostream/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/chip.bin -------------------------------------------------------------------------------- /fpgafun/audiostream/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/chip.blif -------------------------------------------------------------------------------- /fpgafun/audiostream/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/chip.txt -------------------------------------------------------------------------------- /fpgafun/audiostream/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/pll.v -------------------------------------------------------------------------------- /fpgafun/audiostream/spi_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/audiostream/spi_slave.v -------------------------------------------------------------------------------- /fpgafun/dds/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/Makefile -------------------------------------------------------------------------------- /fpgafun/dds/SimpleDDS.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/SimpleDDS.v -------------------------------------------------------------------------------- /fpgafun/dds/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/blackice.mk -------------------------------------------------------------------------------- /fpgafun/dds/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/chip.bin -------------------------------------------------------------------------------- /fpgafun/dds/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/chip.blif -------------------------------------------------------------------------------- /fpgafun/dds/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/chip.txt -------------------------------------------------------------------------------- /fpgafun/dds/dds.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/dds.pcf -------------------------------------------------------------------------------- /fpgafun/dds/dds.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/dds.v -------------------------------------------------------------------------------- /fpgafun/dds/sine.hex: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/sine.hex -------------------------------------------------------------------------------- /fpgafun/dds/sine.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/dds/sine.v -------------------------------------------------------------------------------- /fpgafun/microphone/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/Makefile -------------------------------------------------------------------------------- /fpgafun/microphone/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/chip.bin -------------------------------------------------------------------------------- /fpgafun/microphone/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/chip.blif -------------------------------------------------------------------------------- /fpgafun/microphone/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/chip.txt -------------------------------------------------------------------------------- /fpgafun/microphone/microphone.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/microphone.pcf -------------------------------------------------------------------------------- /fpgafun/microphone/microphone.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/microphone.v -------------------------------------------------------------------------------- /fpgafun/microphone/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/pll.v -------------------------------------------------------------------------------- /fpgafun/microphone/spi_master.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/microphone/spi_master.v -------------------------------------------------------------------------------- /fpgafun/music/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/Makefile -------------------------------------------------------------------------------- /fpgafun/music/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/chip.bin -------------------------------------------------------------------------------- /fpgafun/music/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/chip.blif -------------------------------------------------------------------------------- /fpgafun/music/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/chip.txt -------------------------------------------------------------------------------- /fpgafun/music/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/music.pcf -------------------------------------------------------------------------------- /fpgafun/music/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music/music.v -------------------------------------------------------------------------------- /fpgafun/music2/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/Makefile -------------------------------------------------------------------------------- /fpgafun/music2/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/chip.bin -------------------------------------------------------------------------------- /fpgafun/music2/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/chip.blif -------------------------------------------------------------------------------- /fpgafun/music2/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/chip.txt -------------------------------------------------------------------------------- /fpgafun/music2/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/music.pcf -------------------------------------------------------------------------------- /fpgafun/music2/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2/music.v -------------------------------------------------------------------------------- /fpgafun/music2a/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/Makefile -------------------------------------------------------------------------------- /fpgafun/music2a/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/chip.bin -------------------------------------------------------------------------------- /fpgafun/music2a/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/chip.blif -------------------------------------------------------------------------------- /fpgafun/music2a/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/chip.txt -------------------------------------------------------------------------------- /fpgafun/music2a/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/music.pcf -------------------------------------------------------------------------------- /fpgafun/music2a/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music2a/music.v -------------------------------------------------------------------------------- /fpgafun/music3/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/Makefile -------------------------------------------------------------------------------- /fpgafun/music3/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/chip.bin -------------------------------------------------------------------------------- /fpgafun/music3/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/chip.blif -------------------------------------------------------------------------------- /fpgafun/music3/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/chip.txt -------------------------------------------------------------------------------- /fpgafun/music3/divide_by12.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/divide_by12.v -------------------------------------------------------------------------------- /fpgafun/music3/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/music.pcf -------------------------------------------------------------------------------- /fpgafun/music3/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music3/music.v -------------------------------------------------------------------------------- /fpgafun/music4/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/Makefile -------------------------------------------------------------------------------- /fpgafun/music4/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/chip.bin -------------------------------------------------------------------------------- /fpgafun/music4/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/chip.blif -------------------------------------------------------------------------------- /fpgafun/music4/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/chip.txt -------------------------------------------------------------------------------- /fpgafun/music4/music.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/music.pcf -------------------------------------------------------------------------------- /fpgafun/music4/music.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/music4/music.v -------------------------------------------------------------------------------- /fpgafun/pong/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/Makefile -------------------------------------------------------------------------------- /fpgafun/pong/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/chip.bin -------------------------------------------------------------------------------- /fpgafun/pong/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/chip.blif -------------------------------------------------------------------------------- /fpgafun/pong/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/chip.txt -------------------------------------------------------------------------------- /fpgafun/pong/hvsync_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/hvsync_generator.v -------------------------------------------------------------------------------- /fpgafun/pong/pong.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/pong.pcf -------------------------------------------------------------------------------- /fpgafun/pong/pong.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/pong/pong.v -------------------------------------------------------------------------------- /fpgafun/spi16/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/Makefile -------------------------------------------------------------------------------- /fpgafun/spi16/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/chip.bin -------------------------------------------------------------------------------- /fpgafun/spi16/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/chip.blif -------------------------------------------------------------------------------- /fpgafun/spi16/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/chip.txt -------------------------------------------------------------------------------- /fpgafun/spi16/microphone.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/microphone.pcf -------------------------------------------------------------------------------- /fpgafun/spi16/microphone.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/microphone.v -------------------------------------------------------------------------------- /fpgafun/spi16/pll.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/pll.v -------------------------------------------------------------------------------- /fpgafun/spi16/spi_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spi16/spi_slave.v -------------------------------------------------------------------------------- /fpgafun/spislave/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/Makefile -------------------------------------------------------------------------------- /fpgafun/spislave/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/chip.bin -------------------------------------------------------------------------------- /fpgafun/spislave/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/chip.blif -------------------------------------------------------------------------------- /fpgafun/spislave/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/chip.txt -------------------------------------------------------------------------------- /fpgafun/spislave/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/decoder_7_seg.v -------------------------------------------------------------------------------- /fpgafun/spislave/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/display_7_seg.v -------------------------------------------------------------------------------- /fpgafun/spislave/seg_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/seg_test.pcf -------------------------------------------------------------------------------- /fpgafun/spislave/seg_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/seg_test.v -------------------------------------------------------------------------------- /fpgafun/spislave/spi_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spislave/spi_slave.v -------------------------------------------------------------------------------- /fpgafun/spistream/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/Makefile -------------------------------------------------------------------------------- /fpgafun/spistream/PWM.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/PWM.v -------------------------------------------------------------------------------- /fpgafun/spistream/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/chip.bin -------------------------------------------------------------------------------- /fpgafun/spistream/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/chip.blif -------------------------------------------------------------------------------- /fpgafun/spistream/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/chip.txt -------------------------------------------------------------------------------- /fpgafun/spistream/decoder_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/decoder_7_seg.v -------------------------------------------------------------------------------- /fpgafun/spistream/display_7_seg.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/display_7_seg.v -------------------------------------------------------------------------------- /fpgafun/spistream/seg_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/seg_test.pcf -------------------------------------------------------------------------------- /fpgafun/spistream/seg_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/seg_test.v -------------------------------------------------------------------------------- /fpgafun/spistream/spi_slave.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/spistream/spi_slave.v -------------------------------------------------------------------------------- /fpgafun/textlcd/BaudTickGen.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/BaudTickGen.v -------------------------------------------------------------------------------- /fpgafun/textlcd/LCDmodule.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/LCDmodule.v -------------------------------------------------------------------------------- /fpgafun/textlcd/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/Makefile -------------------------------------------------------------------------------- /fpgafun/textlcd/async_receiver.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/async_receiver.v -------------------------------------------------------------------------------- /fpgafun/textlcd/blackice.mk: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/blackice.mk -------------------------------------------------------------------------------- /fpgafun/textlcd/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/chip.bin -------------------------------------------------------------------------------- /fpgafun/textlcd/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/chip.blif -------------------------------------------------------------------------------- /fpgafun/textlcd/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/chip.txt -------------------------------------------------------------------------------- /fpgafun/textlcd/lcd_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/fpgafun/textlcd/lcd_test.pcf -------------------------------------------------------------------------------- /other/grove/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/Makefile -------------------------------------------------------------------------------- /other/grove/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/chip.bin -------------------------------------------------------------------------------- /other/grove/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/chip.blif -------------------------------------------------------------------------------- /other/grove/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/chip.txt -------------------------------------------------------------------------------- /other/grove/grove_test.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/grove_test.pcf -------------------------------------------------------------------------------- /other/grove/grove_test.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/grove/grove_test.v -------------------------------------------------------------------------------- /other/vga/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/Makefile -------------------------------------------------------------------------------- /other/vga/chip.bin: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/chip.bin -------------------------------------------------------------------------------- /other/vga/chip.blif: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/chip.blif -------------------------------------------------------------------------------- /other/vga/chip.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/chip.txt -------------------------------------------------------------------------------- /other/vga/font8x16.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/font8x16.v -------------------------------------------------------------------------------- /other/vga/pc_vga_8x16_80_FF.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/pc_vga_8x16_80_FF.v -------------------------------------------------------------------------------- /other/vga/vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/vga.v -------------------------------------------------------------------------------- /other/vga/vga_text.pcf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/vga_text.pcf -------------------------------------------------------------------------------- /other/vga/vga_text.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lawrie/verilog_examples/HEAD/other/vga/vga_text.v --------------------------------------------------------------------------------