├── LICENSE ├── README ├── datasheet ├── nexys4ddr_rm.pdf └── nexys4ddr_sch.pdf ├── evaluation ├── evaluation.py └── load.py ├── lab001 ├── README.md ├── base.py ├── load.py ├── pinout.png └── solutions │ ├── s002.py │ ├── s003.py │ ├── s004.py │ └── s005.py ├── lab002 ├── README.md ├── base.py ├── bcd.py ├── core.py ├── display.py ├── doc │ ├── pinout.png │ ├── seven_segment_circuit.png │ ├── seven_segment_control.png │ └── seven_segment_patterns.png ├── example │ ├── basic.py │ ├── basic.vhd │ ├── blinker.py │ └── modules.py ├── load.py ├── solutions │ ├── base.py │ ├── core.py │ └── display.py └── tick.py ├── lab003 ├── README.md ├── base.py ├── display.py ├── ios.py ├── load.py ├── pinout.png ├── pwm.py ├── pwm.vcd ├── test │ ├── test_adxl362.py │ ├── test_buttons_switches.py │ ├── test_display.py │ ├── test_identifier.py │ ├── test_leds.py │ └── test_xadc.py └── tick.py └── lab004 ├── README.md ├── base.py ├── display.py ├── firmware ├── Makefile ├── isr.c ├── linker.ld └── main.c ├── ios.py ├── load.py ├── pwm.py ├── test └── .gitignore └── tick.py /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/LICENSE -------------------------------------------------------------------------------- /README: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/README -------------------------------------------------------------------------------- /datasheet/nexys4ddr_rm.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/datasheet/nexys4ddr_rm.pdf -------------------------------------------------------------------------------- /datasheet/nexys4ddr_sch.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/datasheet/nexys4ddr_sch.pdf -------------------------------------------------------------------------------- /evaluation/evaluation.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/evaluation/evaluation.py -------------------------------------------------------------------------------- /evaluation/load.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/evaluation/load.py -------------------------------------------------------------------------------- /lab001/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/README.md -------------------------------------------------------------------------------- /lab001/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/base.py -------------------------------------------------------------------------------- /lab001/load.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/load.py -------------------------------------------------------------------------------- /lab001/pinout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/pinout.png -------------------------------------------------------------------------------- /lab001/solutions/s002.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/solutions/s002.py -------------------------------------------------------------------------------- /lab001/solutions/s003.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/solutions/s003.py -------------------------------------------------------------------------------- /lab001/solutions/s004.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/solutions/s004.py -------------------------------------------------------------------------------- /lab001/solutions/s005.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab001/solutions/s005.py -------------------------------------------------------------------------------- /lab002/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/README.md -------------------------------------------------------------------------------- /lab002/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/base.py -------------------------------------------------------------------------------- /lab002/bcd.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/bcd.py -------------------------------------------------------------------------------- /lab002/core.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/core.py -------------------------------------------------------------------------------- /lab002/display.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/display.py -------------------------------------------------------------------------------- /lab002/doc/pinout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/doc/pinout.png -------------------------------------------------------------------------------- /lab002/doc/seven_segment_circuit.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/doc/seven_segment_circuit.png -------------------------------------------------------------------------------- /lab002/doc/seven_segment_control.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/doc/seven_segment_control.png -------------------------------------------------------------------------------- /lab002/doc/seven_segment_patterns.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/doc/seven_segment_patterns.png -------------------------------------------------------------------------------- /lab002/example/basic.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/example/basic.py -------------------------------------------------------------------------------- /lab002/example/basic.vhd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/example/basic.vhd -------------------------------------------------------------------------------- /lab002/example/blinker.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/example/blinker.py -------------------------------------------------------------------------------- /lab002/example/modules.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/example/modules.py -------------------------------------------------------------------------------- /lab002/load.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/load.py -------------------------------------------------------------------------------- /lab002/solutions/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/solutions/base.py -------------------------------------------------------------------------------- /lab002/solutions/core.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/solutions/core.py -------------------------------------------------------------------------------- /lab002/solutions/display.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/solutions/display.py -------------------------------------------------------------------------------- /lab002/tick.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab002/tick.py -------------------------------------------------------------------------------- /lab003/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/README.md -------------------------------------------------------------------------------- /lab003/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/base.py -------------------------------------------------------------------------------- /lab003/display.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/display.py -------------------------------------------------------------------------------- /lab003/ios.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/ios.py -------------------------------------------------------------------------------- /lab003/load.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/load.py -------------------------------------------------------------------------------- /lab003/pinout.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/pinout.png -------------------------------------------------------------------------------- /lab003/pwm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/pwm.py -------------------------------------------------------------------------------- /lab003/pwm.vcd: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/pwm.vcd -------------------------------------------------------------------------------- /lab003/test/test_adxl362.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_adxl362.py -------------------------------------------------------------------------------- /lab003/test/test_buttons_switches.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_buttons_switches.py -------------------------------------------------------------------------------- /lab003/test/test_display.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_display.py -------------------------------------------------------------------------------- /lab003/test/test_identifier.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_identifier.py -------------------------------------------------------------------------------- /lab003/test/test_leds.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_leds.py -------------------------------------------------------------------------------- /lab003/test/test_xadc.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/test/test_xadc.py -------------------------------------------------------------------------------- /lab003/tick.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab003/tick.py -------------------------------------------------------------------------------- /lab004/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/README.md -------------------------------------------------------------------------------- /lab004/base.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/base.py -------------------------------------------------------------------------------- /lab004/display.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/display.py -------------------------------------------------------------------------------- /lab004/firmware/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/firmware/Makefile -------------------------------------------------------------------------------- /lab004/firmware/isr.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/firmware/isr.c -------------------------------------------------------------------------------- /lab004/firmware/linker.ld: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/firmware/linker.ld -------------------------------------------------------------------------------- /lab004/firmware/main.c: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/firmware/main.c -------------------------------------------------------------------------------- /lab004/ios.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/ios.py -------------------------------------------------------------------------------- /lab004/load.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/load.py -------------------------------------------------------------------------------- /lab004/pwm.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/pwm.py -------------------------------------------------------------------------------- /lab004/test/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/test/.gitignore -------------------------------------------------------------------------------- /lab004/tick.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/litex-hub/fpga_101/HEAD/lab004/tick.py --------------------------------------------------------------------------------