├── .github ├── FUNDING.yml └── workflows │ └── star64.yml ├── LICENSE ├── README.md ├── designware-apb-i2c.pdf ├── jh7110-visionfive-v2.dtb ├── jh7110-visionfive-v2.dts ├── nuttx.its ├── panel-er88577b.c ├── panel-jadard-jd9365da-h3.c ├── pinetabv-jh7110-visionfive-v2.dtsi ├── qemu-riscv64.dtb └── qemu-riscv64.dts /.github/FUNDING.yml: -------------------------------------------------------------------------------- 1 | # These are supported funding model platforms 2 | 3 | github: [lupyuen] # Replace with up to 4 GitHub Sponsors-enabled usernames e.g., [user1, user2] 4 | patreon: # Replace with a single Patreon username 5 | open_collective: # Replace with a single Open Collective username 6 | ko_fi: # Replace with a single Ko-fi username 7 | tidelift: # Replace with a single Tidelift platform-name/package-name e.g., npm/babel 8 | community_bridge: # Replace with a single Community Bridge project-name e.g., cloud-foundry 9 | liberapay: # Replace with a single Liberapay username 10 | issuehunt: # Replace with a single IssueHunt username 11 | otechie: # Replace with a single Otechie username 12 | custom: ['paypal.me/lupyuen'] # Replace with up to 4 custom sponsorship URLs e.g., ['link1', 'link2'] 13 | -------------------------------------------------------------------------------- /.github/workflows/star64.yml: -------------------------------------------------------------------------------- 1 | ## Build Mainline NuttX every day for Star64 2 | 3 | name: Daily Build of NuttX for Star64 4 | 5 | permissions: 6 | ## Allow publishing of GitHub Release 7 | contents: write 8 | 9 | on: 10 | 11 | ## Run every day at 0:00 UTC 12 | schedule: 13 | - cron: '0 0 * * *' 14 | 15 | ## Run on every commit to this branch 16 | ## push: 17 | ## branches: [ main ] 18 | 19 | jobs: 20 | build: 21 | 22 | runs-on: ubuntu-latest 23 | 24 | steps: 25 | 26 | - name: Install Build Tools 27 | run: | 28 | sudo apt -y update 29 | sudo apt -y install \ 30 | bison flex gettext texinfo libncurses5-dev libncursesw5-dev \ 31 | gperf automake libtool pkg-config build-essential gperf genromfs \ 32 | libgmp-dev libmpc-dev libmpfr-dev libisl-dev binutils-dev libelf-dev \ 33 | libexpat-dev gcc-multilib g++-multilib u-boot-tools util-linux \ 34 | kconfig-frontends \ 35 | wget u-boot-tools 36 | 37 | - name: Install Toolchain 38 | run: | 39 | wget --no-check-certificate https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack/releases/download/v13.2.0-2/xpack-riscv-none-elf-gcc-13.2.0-2-linux-x64.tar.gz 40 | tar -xf xpack-riscv-none-elf-gcc-*.tar.gz 41 | 42 | - name: Checkout Source Files 43 | run: | 44 | mkdir nuttx 45 | cd nuttx 46 | git clone https://github.com/apache/incubator-nuttx nuttx 47 | git clone https://github.com/apache/incubator-nuttx-apps apps 48 | 49 | - name: Build 50 | run: | 51 | ## Add toolchain to PATH 52 | export PATH=$PATH:$PWD/xpack-riscv-none-elf-gcc-13.2.0-2/bin 53 | cd nuttx/nuttx 54 | 55 | ## Dump the git hash 56 | hash1=`git rev-parse HEAD` 57 | pushd ../apps 58 | hash2=`git rev-parse HEAD` 59 | popd 60 | echo NuttX Source: https://github.com/apache/nuttx/tree/$hash1 >nuttx.hash 61 | echo NuttX Apps: https://github.com/apache/nuttx-apps/tree/$hash2 >>nuttx.hash 62 | cat nuttx.hash 63 | 64 | ## Show the GCC version 65 | riscv-none-elf-gcc -v 66 | 67 | ## Configure the build 68 | tools/configure.sh star64:nsh 69 | 70 | ## Preserve the build config 71 | cp .config nuttx.config 72 | 73 | ## Run the build 74 | make 75 | 76 | ## Export the Binary Image to nuttx.bin 77 | riscv-none-elf-objcopy \ 78 | -O binary \ 79 | nuttx \ 80 | nuttx.bin 81 | 82 | ## Build Apps Filesystem 83 | make export 84 | pushd ../apps 85 | ./tools/mkimport.sh -z -x ../nuttx/nuttx-export-*.tar.gz 86 | make import 87 | popd 88 | 89 | ## Generate Initial RAM Disk 90 | genromfs -f initrd -d ../apps/bin -V "NuttXBootVol" 91 | 92 | ## Generate Flat Image Tree 93 | wget https://raw.githubusercontent.com/lupyuen/nuttx-star64/main/nuttx.its 94 | wget https://github.com/starfive-tech/VisionFive2/releases/download/VF2_v3.1.5/jh7110-visionfive-v2.dtb 95 | mkimage -f nuttx.its -A riscv -O linux -T flat_dt starfiveu.fit 96 | 97 | ## Show the size 98 | riscv-none-elf-size nuttx 99 | 100 | ## Dump the disassembly to nuttx.S 101 | riscv-none-elf-objdump \ 102 | --syms --source --reloc --demangle --line-numbers --wide \ 103 | --debugging \ 104 | nuttx \ 105 | >nuttx.S \ 106 | 2>&1 107 | 108 | ## Dump the init disassembly to init.S 109 | riscv-none-elf-objdump \ 110 | --syms --source --reloc --demangle --line-numbers --wide \ 111 | --debugging \ 112 | ../apps/bin/init \ 113 | >init.S \ 114 | 2>&1 115 | 116 | ## Dump the hello disassembly to hello.S 117 | riscv-none-elf-objdump \ 118 | --syms --source --reloc --demangle --line-numbers --wide \ 119 | --debugging \ 120 | ../apps/bin/hello \ 121 | >hello.S \ 122 | 2>&1 123 | 124 | - name: Upload Build Outputs as Artifacts 125 | uses: actions/upload-artifact@v4 126 | with: 127 | name: nuttx.zip 128 | path: | 129 | nuttx/nuttx/nuttx* 130 | nuttx/nuttx/initrd 131 | nuttx/nuttx/starfiveu.fit 132 | nuttx/nuttx/jh7110-visionfive-v2.dtb 133 | nuttx/nuttx/init.S 134 | nuttx/nuttx/hello.S 135 | 136 | - name: Zip Build Outputs for GitHub Release 137 | run: | 138 | cd nuttx/nuttx 139 | zip nuttx.zip nuttx* initrd starfiveu.fit jh7110-visionfive-v2.dtb init.S hello.S 140 | 141 | - name: Get Current Date 142 | id: date 143 | run: echo "::set-output name=date::$(date +'%Y-%m-%d')" 144 | 145 | - name: Publish the GitHub Release 146 | uses: softprops/action-gh-release@v1 147 | with: 148 | tag_name: nuttx-star64-${{ steps.date.outputs.date }} 149 | draft: false 150 | prerelease: false 151 | generate_release_notes: false 152 | files: | 153 | nuttx/nuttx/nuttx.zip 154 | nuttx/nuttx/nuttx 155 | nuttx/nuttx/nuttx.S 156 | nuttx/nuttx/nuttx.bin 157 | nuttx/nuttx/nuttx.map 158 | nuttx/nuttx/nuttx.hex 159 | nuttx/nuttx/nuttx.config 160 | nuttx/nuttx/nuttx.manifest 161 | nuttx/nuttx/nuttx.hash 162 | nuttx/nuttx/nuttx.its 163 | nuttx/nuttx/initrd 164 | nuttx/nuttx/starfiveu.fit 165 | nuttx/nuttx/jh7110-visionfive-v2.dtb 166 | nuttx/nuttx/init.S 167 | nuttx/nuttx/hello.S 168 | -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- 1 | Apache License 2 | Version 2.0, January 2004 3 | http://www.apache.org/licenses/ 4 | 5 | TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION 6 | 7 | 1. Definitions. 8 | 9 | "License" shall mean the terms and conditions for use, reproduction, 10 | and distribution as defined by Sections 1 through 9 of this document. 11 | 12 | "Licensor" shall mean the copyright owner or entity authorized by 13 | the copyright owner that is granting the License. 14 | 15 | "Legal Entity" shall mean the union of the acting entity and all 16 | other entities that control, are controlled by, or are under common 17 | control with that entity. For the purposes of this definition, 18 | "control" means (i) the power, direct or indirect, to cause the 19 | direction or management of such entity, whether by contract or 20 | otherwise, or (ii) ownership of fifty percent (50%) or more of the 21 | outstanding shares, or (iii) beneficial ownership of such entity. 22 | 23 | "You" (or "Your") shall mean an individual or Legal Entity 24 | exercising permissions granted by this License. 25 | 26 | "Source" form shall mean the preferred form for making modifications, 27 | including but not limited to software source code, documentation 28 | source, and configuration files. 29 | 30 | "Object" form shall mean any form resulting from mechanical 31 | transformation or translation of a Source form, including but 32 | not limited to compiled object code, generated documentation, 33 | and conversions to other media types. 34 | 35 | "Work" shall mean the work of authorship, whether in Source or 36 | Object form, made available under the License, as indicated by a 37 | copyright notice that is included in or attached to the work 38 | (an example is provided in the Appendix below). 39 | 40 | "Derivative Works" shall mean any work, whether in Source or Object 41 | form, that is based on (or derived from) the Work and for which the 42 | editorial revisions, annotations, elaborations, or other modifications 43 | represent, as a whole, an original work of authorship. For the purposes 44 | of this License, Derivative Works shall not include works that remain 45 | separable from, or merely link (or bind by name) to the interfaces of, 46 | the Work and Derivative Works thereof. 47 | 48 | "Contribution" shall mean any work of authorship, including 49 | the original version of the Work and any modifications or additions 50 | to that Work or Derivative Works thereof, that is intentionally 51 | submitted to Licensor for inclusion in the Work by the copyright owner 52 | or by an individual or Legal Entity authorized to submit on behalf of 53 | the copyright owner. For the purposes of this definition, "submitted" 54 | means any form of electronic, verbal, or written communication sent 55 | to the Licensor or its representatives, including but not limited to 56 | communication on electronic mailing lists, source code control systems, 57 | and issue tracking systems that are managed by, or on behalf of, the 58 | Licensor for the purpose of discussing and improving the Work, but 59 | excluding communication that is conspicuously marked or otherwise 60 | designated in writing by the copyright owner as "Not a Contribution." 61 | 62 | "Contributor" shall mean Licensor and any individual or Legal Entity 63 | on behalf of whom a Contribution has been received by Licensor and 64 | subsequently incorporated within the Work. 65 | 66 | 2. Grant of Copyright License. Subject to the terms and conditions of 67 | this License, each Contributor hereby grants to You a perpetual, 68 | worldwide, non-exclusive, no-charge, royalty-free, irrevocable 69 | copyright license to reproduce, prepare Derivative Works of, 70 | publicly display, publicly perform, sublicense, and distribute the 71 | Work and such Derivative Works in Source or Object form. 72 | 73 | 3. Grant of Patent License. Subject to the terms and conditions of 74 | this License, each Contributor hereby grants to You a perpetual, 75 | worldwide, non-exclusive, no-charge, royalty-free, irrevocable 76 | (except as stated in this section) patent license to make, have made, 77 | use, offer to sell, sell, import, and otherwise transfer the Work, 78 | where such license applies only to those patent claims licensable 79 | by such Contributor that are necessarily infringed by their 80 | Contribution(s) alone or by combination of their Contribution(s) 81 | with the Work to which such Contribution(s) was submitted. If You 82 | institute patent litigation against any entity (including a 83 | cross-claim or counterclaim in a lawsuit) alleging that the Work 84 | or a Contribution incorporated within the Work constitutes direct 85 | or contributory patent infringement, then any patent licenses 86 | granted to You under this License for that Work shall terminate 87 | as of the date such litigation is filed. 88 | 89 | 4. Redistribution. You may reproduce and distribute copies of the 90 | Work or Derivative Works thereof in any medium, with or without 91 | modifications, and in Source or Object form, provided that You 92 | meet the following conditions: 93 | 94 | (a) You must give any other recipients of the Work or 95 | Derivative Works a copy of this License; and 96 | 97 | (b) You must cause any modified files to carry prominent notices 98 | stating that You changed the files; and 99 | 100 | (c) You must retain, in the Source form of any Derivative Works 101 | that You distribute, all copyright, patent, trademark, and 102 | attribution notices from the Source form of the Work, 103 | excluding those notices that do not pertain to any part of 104 | the Derivative Works; and 105 | 106 | (d) If the Work includes a "NOTICE" text file as part of its 107 | distribution, then any Derivative Works that You distribute must 108 | include a readable copy of the attribution notices contained 109 | within such NOTICE file, excluding those notices that do not 110 | pertain to any part of the Derivative Works, in at least one 111 | of the following places: within a NOTICE text file distributed 112 | as part of the Derivative Works; within the Source form or 113 | documentation, if provided along with the Derivative Works; or, 114 | within a display generated by the Derivative Works, if and 115 | wherever such third-party notices normally appear. The contents 116 | of the NOTICE file are for informational purposes only and 117 | do not modify the License. You may add Your own attribution 118 | notices within Derivative Works that You distribute, alongside 119 | or as an addendum to the NOTICE text from the Work, provided 120 | that such additional attribution notices cannot be construed 121 | as modifying the License. 122 | 123 | You may add Your own copyright statement to Your modifications and 124 | may provide additional or different license terms and conditions 125 | for use, reproduction, or distribution of Your modifications, or 126 | for any such Derivative Works as a whole, provided Your use, 127 | reproduction, and distribution of the Work otherwise complies with 128 | the conditions stated in this License. 129 | 130 | 5. Submission of Contributions. Unless You explicitly state otherwise, 131 | any Contribution intentionally submitted for inclusion in the Work 132 | by You to the Licensor shall be under the terms and conditions of 133 | this License, without any additional terms or conditions. 134 | Notwithstanding the above, nothing herein shall supersede or modify 135 | the terms of any separate license agreement you may have executed 136 | with Licensor regarding such Contributions. 137 | 138 | 6. Trademarks. This License does not grant permission to use the trade 139 | names, trademarks, service marks, or product names of the Licensor, 140 | except as required for reasonable and customary use in describing the 141 | origin of the Work and reproducing the content of the NOTICE file. 142 | 143 | 7. Disclaimer of Warranty. Unless required by applicable law or 144 | agreed to in writing, Licensor provides the Work (and each 145 | Contributor provides its Contributions) on an "AS IS" BASIS, 146 | WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or 147 | implied, including, without limitation, any warranties or conditions 148 | of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A 149 | PARTICULAR PURPOSE. You are solely responsible for determining the 150 | appropriateness of using or redistributing the Work and assume any 151 | risks associated with Your exercise of permissions under this License. 152 | 153 | 8. Limitation of Liability. In no event and under no legal theory, 154 | whether in tort (including negligence), contract, or otherwise, 155 | unless required by applicable law (such as deliberate and grossly 156 | negligent acts) or agreed to in writing, shall any Contributor be 157 | liable to You for damages, including any direct, indirect, special, 158 | incidental, or consequential damages of any character arising as a 159 | result of this License or out of the use or inability to use the 160 | Work (including but not limited to damages for loss of goodwill, 161 | work stoppage, computer failure or malfunction, or any and all 162 | other commercial damages or losses), even if such Contributor 163 | has been advised of the possibility of such damages. 164 | 165 | 9. Accepting Warranty or Additional Liability. While redistributing 166 | the Work or Derivative Works thereof, You may choose to offer, 167 | and charge a fee for, acceptance of support, warranty, indemnity, 168 | or other liability obligations and/or rights consistent with this 169 | License. However, in accepting such obligations, You may act only 170 | on Your own behalf and on Your sole responsibility, not on behalf 171 | of any other Contributor, and only if You agree to indemnify, 172 | defend, and hold each Contributor harmless for any liability 173 | incurred by, or claims asserted against, such Contributor by reason 174 | of your accepting any such warranty or additional liability. 175 | 176 | END OF TERMS AND CONDITIONS 177 | 178 | APPENDIX: How to apply the Apache License to your work. 179 | 180 | To apply the Apache License to your work, attach the following 181 | boilerplate notice, with the fields enclosed by brackets "[]" 182 | replaced with your own identifying information. (Don't include 183 | the brackets!) The text should be enclosed in the appropriate 184 | comment syntax for the file format. We also recommend that a 185 | file or class name and description of purpose be included on the 186 | same "printed page" as the copyright notice for easier 187 | identification within third-party archives. 188 | 189 | Copyright [yyyy] [name of copyright owner] 190 | 191 | Licensed under the Apache License, Version 2.0 (the "License"); 192 | you may not use this file except in compliance with the License. 193 | You may obtain a copy of the License at 194 | 195 | http://www.apache.org/licenses/LICENSE-2.0 196 | 197 | Unless required by applicable law or agreed to in writing, software 198 | distributed under the License is distributed on an "AS IS" BASIS, 199 | WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. 200 | See the License for the specific language governing permissions and 201 | limitations under the License. 202 | -------------------------------------------------------------------------------- /designware-apb-i2c.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lupyuen/nuttx-star64/2e15162c29fbf60566ab28dc60434480d876dbd4/designware-apb-i2c.pdf -------------------------------------------------------------------------------- /jh7110-visionfive-v2.dtb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/lupyuen/nuttx-star64/2e15162c29fbf60566ab28dc60434480d876dbd4/jh7110-visionfive-v2.dtb -------------------------------------------------------------------------------- /jh7110-visionfive-v2.dts: -------------------------------------------------------------------------------- 1 | /dts-v1/; 2 | 3 | / { 4 | compatible = "starfive,visionfive-v2\0starfive,jh7110"; 5 | #address-cells = <0x02>; 6 | #size-cells = <0x02>; 7 | model = "StarFive VisionFive V2"; 8 | 9 | osc { 10 | compatible = "fixed-clock"; 11 | #clock-cells = <0x00>; 12 | clock-frequency = <0x16e3600>; 13 | phandle = <0x0f>; 14 | }; 15 | 16 | clk-ext-camera { 17 | compatible = "fixed-clock"; 18 | #clock-cells = <0x00>; 19 | clock-frequency = <0x16e3600>; 20 | phandle = <0x31>; 21 | }; 22 | 23 | gmac1_rmii_refin { 24 | compatible = "fixed-clock"; 25 | #clock-cells = <0x00>; 26 | clock-frequency = <0x2faf080>; 27 | phandle = <0x10>; 28 | }; 29 | 30 | gmac1_rgmii_rxin { 31 | compatible = "fixed-clock"; 32 | #clock-cells = <0x00>; 33 | clock-frequency = <0x7735940>; 34 | phandle = <0x11>; 35 | }; 36 | 37 | i2stx_bclk_ext { 38 | compatible = "fixed-clock"; 39 | #clock-cells = <0x00>; 40 | clock-frequency = <0xbb8000>; 41 | phandle = <0x12>; 42 | }; 43 | 44 | i2stx_lrck_ext { 45 | compatible = "fixed-clock"; 46 | #clock-cells = <0x00>; 47 | clock-frequency = <0x2ee00>; 48 | phandle = <0x13>; 49 | }; 50 | 51 | i2srx_bclk_ext { 52 | compatible = "fixed-clock"; 53 | #clock-cells = <0x00>; 54 | clock-frequency = <0xbb8000>; 55 | phandle = <0x14>; 56 | }; 57 | 58 | i2srx_lrck_ext { 59 | compatible = "fixed-clock"; 60 | #clock-cells = <0x00>; 61 | clock-frequency = <0x2ee00>; 62 | phandle = <0x15>; 63 | }; 64 | 65 | tdm_ext { 66 | compatible = "fixed-clock"; 67 | #clock-cells = <0x00>; 68 | clock-frequency = <0x2ee0000>; 69 | phandle = <0x16>; 70 | }; 71 | 72 | mclk_ext { 73 | compatible = "fixed-clock"; 74 | #clock-cells = <0x00>; 75 | clock-frequency = <0xbb8000>; 76 | phandle = <0x17>; 77 | }; 78 | 79 | jtag_tck_inner { 80 | compatible = "fixed-clock"; 81 | #clock-cells = <0x00>; 82 | clock-frequency = <0x2faf080>; 83 | phandle = <0x18>; 84 | }; 85 | 86 | bist_apb { 87 | compatible = "fixed-clock"; 88 | #clock-cells = <0x00>; 89 | clock-frequency = <0x2faf080>; 90 | phandle = <0x19>; 91 | }; 92 | 93 | gmac0_rmii_refin { 94 | compatible = "fixed-clock"; 95 | #clock-cells = <0x00>; 96 | clock-frequency = <0x2faf080>; 97 | phandle = <0x1b>; 98 | }; 99 | 100 | gmac0_rgmii_rxin { 101 | compatible = "fixed-clock"; 102 | #clock-cells = <0x00>; 103 | clock-frequency = <0x7735940>; 104 | phandle = <0x1c>; 105 | }; 106 | 107 | clk_rtc { 108 | compatible = "fixed-clock"; 109 | #clock-cells = <0x00>; 110 | clock-frequency = <0x8000>; 111 | phandle = <0x1a>; 112 | }; 113 | 114 | hdmitx0_pixelclk { 115 | compatible = "fixed-clock"; 116 | #clock-cells = <0x00>; 117 | clock-frequency = <0x11b3dc40>; 118 | phandle = <0x1e>; 119 | }; 120 | 121 | mipitx_dphy_rxesc { 122 | compatible = "fixed-clock"; 123 | #clock-cells = <0x00>; 124 | clock-frequency = <0x989680>; 125 | phandle = <0x1f>; 126 | }; 127 | 128 | mipitx_dphy_txbytehs { 129 | compatible = "fixed-clock"; 130 | #clock-cells = <0x00>; 131 | clock-frequency = <0x11b3dc40>; 132 | phandle = <0x20>; 133 | }; 134 | 135 | wm8960_mclk { 136 | compatible = "fixed-clock"; 137 | #clock-cells = <0x00>; 138 | clock-frequency = <0x1770000>; 139 | }; 140 | 141 | ac108_mclk { 142 | compatible = "fixed-clock"; 143 | #clock-cells = <0x00>; 144 | clock-frequency = <0x16e3600>; 145 | }; 146 | 147 | opp-table-0 { 148 | compatible = "operating-points-v2"; 149 | opp-shared; 150 | phandle = <0x06>; 151 | 152 | opp-375000000 { 153 | opp-hz = <0x00 0x165a0bc0>; 154 | opp-microvolt = "\0\f5"; 155 | }; 156 | 157 | opp-500000000 { 158 | opp-hz = <0x00 0x1dcd6500>; 159 | opp-microvolt = "\0\f5"; 160 | }; 161 | 162 | opp-750000000 { 163 | opp-hz = <0x00 0x2cb41780>; 164 | opp-microvolt = "\0\f5"; 165 | opp-suspend; 166 | }; 167 | 168 | opp-1500000000 { 169 | opp-hz = <0x00 0x59682f00>; 170 | opp-microvolt = <0xfde80>; 171 | }; 172 | 173 | opp-312500000 { 174 | opp-hz = <0x00 0x12a05f20>; 175 | opp-microvolt = "\0\f5"; 176 | }; 177 | 178 | opp-417000000 { 179 | opp-hz = <0x00 0x18daea40>; 180 | opp-microvolt = "\0\f5"; 181 | }; 182 | 183 | opp-625000000 { 184 | opp-hz = <0x00 0x2540be40>; 185 | opp-microvolt = "\0\f5"; 186 | opp-suspend; 187 | }; 188 | 189 | opp-1250000000 { 190 | opp-hz = <0x00 0x4a817c80>; 191 | opp-microvolt = <0xf4240>; 192 | }; 193 | }; 194 | 195 | cpus { 196 | #address-cells = <0x01>; 197 | #size-cells = <0x00>; 198 | timebase-frequency = "\0=\t"; 199 | 200 | cpu-map { 201 | 202 | cluster0 { 203 | 204 | core0 { 205 | cpu = <0x01>; 206 | }; 207 | 208 | core1 { 209 | cpu = <0x02>; 210 | }; 211 | 212 | core2 { 213 | cpu = <0x03>; 214 | }; 215 | 216 | core3 { 217 | cpu = <0x04>; 218 | }; 219 | }; 220 | }; 221 | 222 | cpu@0 { 223 | compatible = "sifive,s7\0riscv"; 224 | reg = <0x00>; 225 | d-cache-block-size = <0x40>; 226 | d-cache-sets = <0x40>; 227 | d-cache-size = <0x2000>; 228 | d-tlb-sets = <0x01>; 229 | d-tlb-size = <0x28>; 230 | device_type = "cpu"; 231 | i-cache-block-size = <0x40>; 232 | i-cache-sets = <0x40>; 233 | i-cache-size = <0x4000>; 234 | i-tlb-sets = <0x01>; 235 | i-tlb-size = <0x28>; 236 | mmu-type = "riscv,sv39"; 237 | next-level-cache = <0x05>; 238 | riscv,isa = "rv64imac_zba_zbb"; 239 | tlb-split; 240 | #cooling-cells = <0x02>; 241 | status = "disabled"; 242 | phandle = <0x27>; 243 | 244 | interrupt-controller { 245 | #interrupt-cells = <0x01>; 246 | compatible = "riscv,cpu-intc"; 247 | interrupt-controller; 248 | phandle = <0x0a>; 249 | }; 250 | }; 251 | 252 | cpu@1 { 253 | compatible = "sifive,u74-mc\0riscv"; 254 | reg = <0x01>; 255 | d-cache-block-size = <0x40>; 256 | d-cache-sets = <0x40>; 257 | d-cache-size = <0x8000>; 258 | d-tlb-sets = <0x01>; 259 | d-tlb-size = <0x28>; 260 | device_type = "cpu"; 261 | i-cache-block-size = <0x40>; 262 | i-cache-sets = <0x40>; 263 | i-cache-size = <0x8000>; 264 | i-tlb-sets = <0x01>; 265 | i-tlb-size = <0x28>; 266 | mmu-type = "riscv,sv39"; 267 | next-level-cache = <0x05>; 268 | riscv,isa = "rv64imafdc_zba_zbb"; 269 | tlb-split; 270 | #cooling-cells = <0x02>; 271 | status = "okay"; 272 | operating-points-v2 = <0x06>; 273 | cpu-supply = <0x07>; 274 | clocks = <0x08 0x01>; 275 | clock-names = "cpu"; 276 | phandle = <0x01>; 277 | 278 | interrupt-controller { 279 | #interrupt-cells = <0x01>; 280 | compatible = "riscv,cpu-intc"; 281 | interrupt-controller; 282 | phandle = <0x0b>; 283 | }; 284 | }; 285 | 286 | cpu@2 { 287 | compatible = "sifive,u74-mc\0riscv"; 288 | reg = <0x02>; 289 | d-cache-block-size = <0x40>; 290 | d-cache-sets = <0x40>; 291 | d-cache-size = <0x8000>; 292 | d-tlb-sets = <0x01>; 293 | d-tlb-size = <0x28>; 294 | device_type = "cpu"; 295 | i-cache-block-size = <0x40>; 296 | i-cache-sets = <0x40>; 297 | i-cache-size = <0x8000>; 298 | i-tlb-sets = <0x01>; 299 | i-tlb-size = <0x28>; 300 | mmu-type = "riscv,sv39"; 301 | next-level-cache = <0x05>; 302 | riscv,isa = "rv64imafdc_zba_zbb"; 303 | tlb-split; 304 | #cooling-cells = <0x02>; 305 | status = "okay"; 306 | operating-points-v2 = <0x06>; 307 | phandle = <0x02>; 308 | 309 | interrupt-controller { 310 | #interrupt-cells = <0x01>; 311 | compatible = "riscv,cpu-intc"; 312 | interrupt-controller; 313 | phandle = <0x0c>; 314 | }; 315 | }; 316 | 317 | cpu@3 { 318 | compatible = "sifive,u74-mc\0riscv"; 319 | reg = <0x03>; 320 | d-cache-block-size = <0x40>; 321 | d-cache-sets = <0x40>; 322 | d-cache-size = <0x8000>; 323 | d-tlb-sets = <0x01>; 324 | d-tlb-size = <0x28>; 325 | device_type = "cpu"; 326 | i-cache-block-size = <0x40>; 327 | i-cache-sets = <0x40>; 328 | i-cache-size = <0x8000>; 329 | i-tlb-sets = <0x01>; 330 | i-tlb-size = <0x28>; 331 | mmu-type = "riscv,sv39"; 332 | next-level-cache = <0x05>; 333 | riscv,isa = "rv64imafdc_zba_zbb"; 334 | tlb-split; 335 | #cooling-cells = <0x02>; 336 | status = "okay"; 337 | operating-points-v2 = <0x06>; 338 | phandle = <0x03>; 339 | 340 | interrupt-controller { 341 | #interrupt-cells = <0x01>; 342 | compatible = "riscv,cpu-intc"; 343 | interrupt-controller; 344 | phandle = <0x0d>; 345 | }; 346 | }; 347 | 348 | cpu@4 { 349 | compatible = "sifive,u74-mc\0riscv"; 350 | reg = <0x04>; 351 | d-cache-block-size = <0x40>; 352 | d-cache-sets = <0x40>; 353 | d-cache-size = <0x8000>; 354 | d-tlb-sets = <0x01>; 355 | d-tlb-size = <0x28>; 356 | device_type = "cpu"; 357 | i-cache-block-size = <0x40>; 358 | i-cache-sets = <0x40>; 359 | i-cache-size = <0x8000>; 360 | i-tlb-sets = <0x01>; 361 | i-tlb-size = <0x28>; 362 | mmu-type = "riscv,sv39"; 363 | next-level-cache = <0x05>; 364 | riscv,isa = "rv64imafdc_zba_zbb"; 365 | tlb-split; 366 | #cooling-cells = <0x02>; 367 | status = "okay"; 368 | operating-points-v2 = <0x06>; 369 | phandle = <0x04>; 370 | 371 | interrupt-controller { 372 | #interrupt-cells = <0x01>; 373 | compatible = "riscv,cpu-intc"; 374 | interrupt-controller; 375 | phandle = <0x0e>; 376 | }; 377 | }; 378 | }; 379 | 380 | soc { 381 | compatible = "simple-bus"; 382 | interrupt-parent = <0x09>; 383 | #address-cells = <0x02>; 384 | #size-cells = <0x02>; 385 | #clock-cells = <0x01>; 386 | ranges; 387 | 388 | cache-controller@2010000 { 389 | compatible = "sifive,fu740-c000-ccache\0cache"; 390 | reg = <0x00 0x2010000 0x00 0x4000 0x00 0x8000000 0x00 0x2000000>; 391 | reg-names = "control\0sideband"; 392 | interrupts = <0x01 0x03 0x04 0x02>; 393 | cache-block-size = <0x40>; 394 | cache-level = <0x02>; 395 | cache-sets = <0x800>; 396 | cache-size = <0x200000>; 397 | cache-unified; 398 | phandle = <0x05>; 399 | }; 400 | 401 | aon_syscon@17010000 { 402 | compatible = "syscon"; 403 | reg = <0x00 0x17010000 0x00 0x1000>; 404 | phandle = <0x39>; 405 | }; 406 | 407 | multi-phyctrl@10210000 { 408 | compatible = "starfive,phyctrl"; 409 | reg = <0x00 0x10210000 0x00 0x10000>; 410 | phandle = <0x45>; 411 | }; 412 | 413 | pcie1-phyctrl@10220000 { 414 | compatible = "starfive,phyctrl"; 415 | reg = <0x00 0x10220000 0x00 0x10000>; 416 | phandle = <0x48>; 417 | }; 418 | 419 | stg_syscon@10240000 { 420 | compatible = "syscon"; 421 | reg = <0x00 0x10240000 0x00 0x1000>; 422 | phandle = <0x23>; 423 | }; 424 | 425 | sys_syscon@13030000 { 426 | compatible = "syscon"; 427 | reg = <0x00 0x13030000 0x00 0x1000>; 428 | phandle = <0x1d>; 429 | }; 430 | 431 | clint@2000000 { 432 | compatible = "riscv,clint0"; 433 | reg = <0x00 0x2000000 0x00 0x10000>; 434 | reg-names = "control"; 435 | interrupts-extended = <0x0a 0x03 0x0a 0x07 0x0b 0x03 0x0b 0x07 0x0c 0x03 0x0c 0x07 0x0d 0x03 0x0d 0x07 0x0e 0x03 0x0e 0x07>; 436 | #interrupt-cells = <0x01>; 437 | }; 438 | 439 | plic@c000000 { 440 | compatible = "riscv,plic0"; 441 | reg = <0x00 0xc000000 0x00 0x4000000>; 442 | reg-names = "control"; 443 | interrupts-extended = <0x0a 0x0b 0x0b 0x0b 0x0b 0x09 0x0c 0x0b 0x0c 0x09 0x0d 0x0b 0x0d 0x09 0x0e 0x0b 0x0e 0x09>; 444 | interrupt-controller; 445 | #interrupt-cells = <0x01>; 446 | riscv,max-priority = <0x07>; 447 | riscv,ndev = <0x88>; 448 | phandle = <0x09>; 449 | }; 450 | 451 | clock-controller { 452 | compatible = "starfive,jh7110-clkgen"; 453 | reg = <0x00 0x13020000 0x00 0x10000 0x00 0x10230000 0x00 0x10000 0x00 0x17000000 0x00 0x10000>; 454 | reg-names = "sys\0stg\0aon"; 455 | clocks = <0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>; 456 | clock-names = "osc\0gmac1_rmii_refin\0gmac1_rgmii_rxin\0i2stx_bclk_ext\0i2stx_lrck_ext\0i2srx_bclk_ext\0i2srx_lrck_ext\0tdm_ext\0mclk_ext\0jtag_tck_inner\0bist_apb\0clk_rtc\0gmac0_rmii_refin\0gmac0_rgmii_rxin"; 457 | #clock-cells = <0x01>; 458 | starfive,sys-syscon = <0x1d 0x18 0x1c 0x20 0x24 0x28 0x2c 0x30 0x34>; 459 | status = "okay"; 460 | phandle = <0x08>; 461 | }; 462 | 463 | clock-controller@295C0000 { 464 | compatible = "starfive,jh7110-clk-vout"; 465 | reg = <0x00 0x295c0000 0x00 0x10000>; 466 | reg-names = "vout"; 467 | clocks = <0x1e 0x1f 0x20 0x08 0x3a 0x08 0x3d>; 468 | clock-names = "hdmitx0_pixelclk\0mipitx_dphy_rxesc\0mipitx_dphy_txbytehs\0vout_src\0vout_top_ahb"; 469 | resets = <0x21 0x2b>; 470 | reset-names = "vout_src"; 471 | #clock-cells = <0x01>; 472 | power-domains = <0x22 0x04>; 473 | status = "okay"; 474 | phandle = <0x4e>; 475 | }; 476 | 477 | clock-controller@19810000 { 478 | compatible = "starfive,jh7110-clk-isp"; 479 | reg = <0x00 0x19810000 0x00 0x10000>; 480 | reg-names = "isp"; 481 | #clock-cells = <0x01>; 482 | clocks = <0x08 0x10a 0x08 0x33 0x08 0x34 0x08 0x35>; 483 | clock-names = "u0_dom_isp_top_clk_dom_isp_top_clk_dvp\0u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x\0u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi\0u0_sft7110_noc_bus_clk_isp_axi"; 484 | resets = <0x21 0x29 0x21 0x2a 0x21 0x1c>; 485 | reset-names = "rst_isp_top_n\0rst_isp_top_axi\0rst_isp_noc_bus_n"; 486 | power-domains = <0x22 0x05>; 487 | status = "okay"; 488 | phandle = <0x38>; 489 | }; 490 | 491 | spi@13010000 { 492 | compatible = "cdns,qspi-nor"; 493 | #address-cells = <0x01>; 494 | #size-cells = <0x00>; 495 | reg = <0x00 0x13010000 0x00 0x10000 0x00 0x21000000 0x00 0x400000>; 496 | interrupts = <0x19>; 497 | clocks = <0x08 0x5a 0x08 0x58 0x08 0x0a 0x08 0x57 0x08 0x59>; 498 | clock-names = "clk_ref\0clk_apb\0ahb1\0clk_ahb\0clk_src"; 499 | resets = <0x21 0x3e 0x21 0x3d 0x21 0x3f>; 500 | cdns,fifo-depth = <0x100>; 501 | cdns,fifo-width = <0x04>; 502 | cdns,trigger-address = <0x00>; 503 | spi-max-frequency = <0xee6b280>; 504 | 505 | nor-flash@0 { 506 | compatible = "jedec,spi-nor"; 507 | reg = <0x00>; 508 | cdns,read-delay = <0x05>; 509 | spi-max-frequency = <0x5f5e100>; 510 | cdns,tshsl-ns = <0x01>; 511 | cdns,tsd2d-ns = <0x01>; 512 | cdns,tchsh-ns = <0x01>; 513 | cdns,tslch-ns = <0x01>; 514 | 515 | partitions { 516 | compatible = "fixed-partitions"; 517 | #address-cells = <0x01>; 518 | #size-cells = <0x01>; 519 | 520 | spl@0 { 521 | reg = <0x00 0x40000>; 522 | }; 523 | 524 | uboot@100000 { 525 | reg = <0x100000 0x300000>; 526 | }; 527 | 528 | data@f00000 { 529 | reg = <0xf00000 0x100000>; 530 | }; 531 | }; 532 | }; 533 | }; 534 | 535 | otp@17050000 { 536 | compatible = "starfive,jh7110-otp"; 537 | reg = <0x00 0x17050000 0x00 0x10000>; 538 | clock-frequency = "\0=\t"; 539 | clocks = <0x08 0xe4>; 540 | clock-names = "apb"; 541 | }; 542 | 543 | usbdrd { 544 | compatible = "starfive,jh7110-cdns3"; 545 | reg = <0x00 0x10210000 0x00 0x1000 0x00 0x10200000 0x00 0x1000>; 546 | clocks = <0x08 0x5f 0x08 0xc4 0x08 0xc2 0x08 0xc3 0x08 0xbf 0x08 0xc1 0x08 0xc0>; 547 | clock-names = "125m\0app\0lpm\0stb\0apb\0axi\0utmi"; 548 | resets = <0x21 0x8a 0x21 0x88 0x21 0x87 0x21 0x89>; 549 | reset-names = "pwrup\0apb\0axi\0utmi"; 550 | starfive,stg-syscon = <0x23 0x04 0xc4 0x148 0x1f4>; 551 | starfive,sys-syscon = <0x1d 0x18>; 552 | status = "okay"; 553 | #address-cells = <0x02>; 554 | #size-cells = <0x02>; 555 | #interrupt-cells = <0x01>; 556 | ranges; 557 | starfive,usb2-only; 558 | dr_mode = "peripheral"; 559 | 560 | usb@10100000 { 561 | compatible = "cdns,usb3"; 562 | reg = <0x00 0x10100000 0x00 0x10000 0x00 0x10110000 0x00 0x10000 0x00 0x10120000 0x00 0x10000>; 563 | reg-names = "otg\0xhci\0dev"; 564 | interrupts = <0x64 0x6c 0x6e>; 565 | interrupt-names = "host\0peripheral\0otg"; 566 | phy-names = "cdns3,usb3-phy\0cnds3,usb2-phy"; 567 | maximum-speed = "super-speed"; 568 | }; 569 | }; 570 | 571 | timer@13050000 { 572 | compatible = "starfive,jh7110-timers"; 573 | reg = <0x00 0x13050000 0x00 0x10000>; 574 | interrupts = <0x45 0x46 0x47 0x48>; 575 | interrupt-names = "timer0\0timer1\0timer2\0timer3"; 576 | clocks = <0x08 0x7d 0x08 0x7e 0x08 0x7f 0x08 0x80 0x08 0x7c>; 577 | clock-names = "timer0\0timer1\0timer2\0timer3\0apb_clk"; 578 | resets = <0x21 0x76 0x21 0x77 0x21 0x78 0x21 0x79 0x21 0x75>; 579 | reset-names = "timer0\0timer1\0timer2\0timer3\0apb_rst"; 580 | clock-frequency = <0x16e3600>; 581 | status = "okay"; 582 | }; 583 | 584 | wdog@13070000 { 585 | compatible = "starfive,jh7110-wdt"; 586 | reg = <0x00 0x13070000 0x00 0x10000>; 587 | interrupts = <0x44>; 588 | interrupt-names = "wdog"; 589 | clocks = <0x08 0x7b 0x08 0x7a>; 590 | clock-names = "core_clk\0apb_clk"; 591 | resets = <0x21 0x6d 0x21 0x6e>; 592 | reset-names = "rst_apb\0rst_core"; 593 | timeout-sec = <0x0f>; 594 | status = "okay"; 595 | }; 596 | 597 | rtc@17040000 { 598 | compatible = "starfive,jh7110-rtc"; 599 | reg = <0x00 0x17040000 0x00 0x10000>; 600 | interrupts = <0x0a 0x0b 0x0c>; 601 | interrupt-names = "rtc_ms_pulse\0rtc_sec_pulse\0rtc"; 602 | clocks = <0x08 0xe5 0x08 0xe8>; 603 | clock-names = "pclk\0cal_clk"; 604 | resets = <0x21 0xa7 0x21 0xa5 0x21 0xa6>; 605 | reset-names = "rst_osc\0rst_apb\0rst_cal"; 606 | rtc,cal-clock-freq = <0xf4240>; 607 | status = "okay"; 608 | }; 609 | 610 | power-controller@17030000 { 611 | compatible = "starfive,jh7110-pmu"; 612 | reg = <0x00 0x17030000 0x00 0x10000>; 613 | interrupts = <0x6f>; 614 | #power-domain-cells = <0x01>; 615 | status = "okay"; 616 | phandle = <0x22>; 617 | }; 618 | 619 | serial@10000000 { 620 | compatible = "snps,dw-apb-uart"; 621 | reg = <0x00 0x10000000 0x00 0x10000>; 622 | reg-io-width = <0x04>; 623 | reg-shift = <0x02>; 624 | clocks = <0x08 0x92 0x08 0x91>; 625 | clock-names = "baudclk\0apb_pclk"; 626 | resets = <0x21 0x53 0x21 0x54>; 627 | interrupts = <0x20>; 628 | status = "okay"; 629 | pinctrl-names = "default"; 630 | pinctrl-0 = <0x24>; 631 | }; 632 | 633 | serial@10010000 { 634 | compatible = "snps,dw-apb-uart"; 635 | reg = <0x00 0x10010000 0x00 0x10000>; 636 | reg-io-width = <0x04>; 637 | reg-shift = <0x02>; 638 | clocks = <0x08 0x94 0x08 0x93>; 639 | clock-names = "baudclk\0apb_pclk"; 640 | resets = <0x21 0x55 0x21 0x56>; 641 | interrupts = <0x21>; 642 | status = "disabled"; 643 | }; 644 | 645 | serial@10020000 { 646 | compatible = "snps,dw-apb-uart"; 647 | reg = <0x00 0x10020000 0x00 0x10000>; 648 | reg-io-width = <0x04>; 649 | reg-shift = <0x02>; 650 | clocks = <0x08 0x96 0x08 0x95>; 651 | clock-names = "baudclk\0apb_pclk"; 652 | resets = <0x21 0x57 0x21 0x58>; 653 | interrupts = <0x22>; 654 | status = "disabled"; 655 | }; 656 | 657 | serial@12000000 { 658 | compatible = "snps,dw-apb-uart"; 659 | reg = <0x00 0x12000000 0x00 0x10000>; 660 | reg-io-width = <0x04>; 661 | reg-shift = <0x02>; 662 | clocks = <0x08 0x98 0x08 0x97>; 663 | clock-names = "baudclk\0apb_pclk"; 664 | resets = <0x21 0x59 0x21 0x5a>; 665 | interrupts = <0x2d>; 666 | status = "disabled"; 667 | }; 668 | 669 | serial@12010000 { 670 | compatible = "snps,dw-apb-uart"; 671 | reg = <0x00 0x12010000 0x00 0x10000>; 672 | reg-io-width = <0x04>; 673 | reg-shift = <0x02>; 674 | clocks = <0x08 0x9a 0x08 0x99>; 675 | clock-names = "baudclk\0apb_pclk"; 676 | resets = <0x21 0x5b 0x21 0x5c>; 677 | interrupts = <0x2e>; 678 | status = "disabled"; 679 | }; 680 | 681 | serial@12020000 { 682 | compatible = "snps,dw-apb-uart"; 683 | reg = <0x00 0x12020000 0x00 0x10000>; 684 | reg-io-width = <0x04>; 685 | reg-shift = <0x02>; 686 | clocks = <0x08 0x9c 0x08 0x9b>; 687 | clock-names = "baudclk\0apb_pclk"; 688 | resets = <0x21 0x5d 0x21 0x5e>; 689 | interrupts = <0x2f>; 690 | status = "disabled"; 691 | }; 692 | 693 | dma-controller@16050000 { 694 | compatible = "starfive,jh7110-dma\0snps,axi-dma-1.01a"; 695 | reg = <0x00 0x16050000 0x00 0x10000>; 696 | clocks = <0x08 0xd9 0x08 0xda 0x08 0x60>; 697 | clock-names = "core-clk\0cfgr-clk\0stg_clk"; 698 | resets = <0x21 0x85 0x21 0x86 0x21 0x1e>; 699 | reset-names = "rst_axi\0rst_ahb\0rst_stg"; 700 | interrupts = <0x49>; 701 | #dma-cells = <0x02>; 702 | dma-channels = <0x04>; 703 | snps,dma-masters = <0x01>; 704 | snps,data-width = <0x03>; 705 | snps,num-hs-if = <0x38>; 706 | snps,block-size = <0x10000 0x10000 0x10000 0x10000>; 707 | snps,priority = <0x00 0x01 0x02 0x03>; 708 | snps,axi-max-burst-len = <0x10>; 709 | status = "okay"; 710 | phandle = <0x3d>; 711 | }; 712 | 713 | gpio@13040000 { 714 | compatible = "starfive,jh7110-sys-pinctrl"; 715 | reg = <0x00 0x13040000 0x00 0x10000>; 716 | reg-names = "control"; 717 | clocks = <0x08 0x70>; 718 | resets = <0x21 0x02>; 719 | interrupts = <0x56>; 720 | interrupt-controller; 721 | #gpio-cells = <0x02>; 722 | ngpios = <0x40>; 723 | status = "okay"; 724 | phandle = <0x2c>; 725 | 726 | i2c0-pins { 727 | phandle = <0x29>; 728 | 729 | i2c0-pins-scl { 730 | starfive,pins = <0x39>; 731 | starfive,pinmux = <0x2ac 0x0c 0x7000 0x00>; 732 | starfive,pin-ioconfig = <0x09>; 733 | starfive,pin-gpio-dout = <0x00>; 734 | starfive,pin-gpio-doen = <0x05>; 735 | starfive,pin-gpio-din = <0x09>; 736 | }; 737 | 738 | i2c0-pins-sda { 739 | starfive,pins = <0x3a>; 740 | starfive,pinmux = <0x2ac 0x0f 0x38000 0x00>; 741 | starfive,pin-ioconfig = <0x09>; 742 | starfive,pin-gpio-dout = <0x00>; 743 | starfive,pin-gpio-doen = <0x06>; 744 | starfive,pin-gpio-din = <0x0a>; 745 | }; 746 | }; 747 | 748 | i2c5-pins { 749 | phandle = <0x2f>; 750 | 751 | i2c5-pins-scl { 752 | starfive,pins = <0x13>; 753 | starfive,pinmux = <0x29c 0x1d 0xe0000000 0x00>; 754 | starfive,pin-ioconfig = <0x09>; 755 | starfive,pin-gpio-dout = <0x00>; 756 | starfive,pin-gpio-doen = <0x2a>; 757 | starfive,pin-gpio-din = <0x4f>; 758 | }; 759 | 760 | i2c5-pins-sda { 761 | starfive,pins = <0x14>; 762 | starfive,pinmux = <0x2a0 0x00 0x07 0x00>; 763 | starfive,pin-ioconfig = <0x09>; 764 | starfive,pin-gpio-dout = <0x00>; 765 | starfive,pin-gpio-doen = <0x2b>; 766 | starfive,pin-gpio-din = <0x50>; 767 | }; 768 | }; 769 | 770 | i2c6-pins { 771 | phandle = <0x30>; 772 | 773 | i2c6-pins-scl { 774 | starfive,pins = <0x10>; 775 | starfive,pinmux = <0x29c 0x14 0x700000 0x00>; 776 | starfive,pin-ioconfig = <0x09>; 777 | starfive,pin-gpio-dout = <0x00>; 778 | starfive,pin-gpio-doen = <0x2e>; 779 | starfive,pin-gpio-din = <0x56>; 780 | }; 781 | 782 | i2c6-pins-sda { 783 | starfive,pins = <0x11>; 784 | starfive,pinmux = <0x29c 0x17 0x3800000 0x00>; 785 | starfive,pin-ioconfig = <0x09>; 786 | starfive,pin-gpio-dout = <0x00>; 787 | starfive,pin-gpio-doen = <0x2f>; 788 | starfive,pin-gpio-din = <0x57>; 789 | }; 790 | }; 791 | 792 | pwmdac0-pins { 793 | phandle = <0x3e>; 794 | 795 | pwmdac0-pins-left { 796 | starfive,pins = <0x21>; 797 | starfive,pinmux = <0x2a4 0x09 0xe00 0x00>; 798 | starfive,pin-ioconfig = <0x09>; 799 | starfive,pin-gpio-dout = <0x1c>; 800 | starfive,pin-gpio-doen = <0x00>; 801 | }; 802 | 803 | pwmdac0-pins-right { 804 | starfive,pins = <0x22>; 805 | starfive,pinmux = <0x2a4 0x0c 0x7000 0x00>; 806 | starfive,pin-ioconfig = <0x09>; 807 | starfive,pin-gpio-dout = <0x1d>; 808 | starfive,pin-gpio-doen = <0x00>; 809 | }; 810 | }; 811 | 812 | pwm-pins { 813 | phandle = <0x43>; 814 | 815 | pwm_ch0-pins { 816 | starfive,pins = <0x2e>; 817 | starfive,pinmux = <0x2a8 0x0f 0x38000 0x00>; 818 | starfive,pin-ioconfig = <0x01>; 819 | starfive,pin-gpio-dout = <0x18>; 820 | starfive,pin-gpio-doen = <0x09>; 821 | }; 822 | 823 | pwm_ch1-pins { 824 | starfive,pins = <0x3b>; 825 | starfive,pinmux = <0x2ac 0x12 0x1c0000 0x00>; 826 | starfive,pin-ioconfig = <0x01>; 827 | starfive,pin-gpio-dout = <0x19>; 828 | starfive,pin-gpio-doen = <0x0a>; 829 | }; 830 | }; 831 | 832 | ssp0-pins { 833 | phandle = <0x44>; 834 | 835 | ssp0-pins_tx { 836 | starfive,pins = <0x34>; 837 | starfive,pinmux = <0x2ac 0x00 0x03 0x00>; 838 | starfive,pin-ioconfig = <0x01>; 839 | starfive,pin-gpio-dout = <0x20>; 840 | starfive,pin-gpio-doen = <0x00>; 841 | }; 842 | 843 | ssp0-pins_rx { 844 | starfive,pins = <0x35>; 845 | starfive,pinmux = <0x2ac 0x02 0x0c 0x00>; 846 | starfive,pin-ioconfig = <0x01>; 847 | starfive,pin-gpio-doen = <0x01>; 848 | starfive,pin-gpio-din = <0x1c>; 849 | }; 850 | 851 | ssp0-pins_clk { 852 | starfive,pins = <0x30>; 853 | starfive,pinmux = <0x2a8 0x15 0xe00000 0x00>; 854 | starfive,pin-ioconfig = <0x01>; 855 | starfive,pin-gpio-dout = <0x1e>; 856 | starfive,pin-gpio-doen = <0x00>; 857 | }; 858 | 859 | ssp0-pins_cs { 860 | starfive,pins = <0x31>; 861 | starfive,pinmux = <0x2a8 0x18 0x7000000 0x00>; 862 | starfive,pin-ioconfig = <0x01>; 863 | starfive,pin-gpio-dout = <0x1f>; 864 | starfive,pin-gpio-doen = <0x00>; 865 | }; 866 | }; 867 | 868 | pcie0_perst_default { 869 | 870 | perst-pins { 871 | starfive,pins = <0x1a>; 872 | starfive,pinmux = <0x2a0 0x12 0x1c0000 0x00>; 873 | starfive,pin-ioconfig = <0x01>; 874 | starfive,pin-gpio-dout = <0x01>; 875 | starfive,pin-gpio-doen = <0x00>; 876 | }; 877 | }; 878 | 879 | pcie0_perst_active { 880 | 881 | perst-pins { 882 | starfive,pins = <0x1a>; 883 | starfive,pinmux = <0x2a0 0x12 0x1c0000 0x00>; 884 | starfive,pin-ioconfig = <0x01>; 885 | starfive,pin-gpio-dout = <0x00>; 886 | starfive,pin-gpio-doen = <0x00>; 887 | }; 888 | }; 889 | 890 | pcie0_wake_default { 891 | phandle = <0x46>; 892 | 893 | wake-pins { 894 | starfive,pins = <0x20>; 895 | starfive,pinmux = <0x2a4 0x06 0x1c0 0x00>; 896 | starfive,pin-ioconfig = <0x01>; 897 | starfive,pin-gpio-doen = <0x01>; 898 | }; 899 | }; 900 | 901 | pcie0_clkreq_default { 902 | phandle = <0x47>; 903 | 904 | clkreq-pins { 905 | starfive,pins = <0x1b>; 906 | starfive,pinmux = <0x2a0 0x15 0xe00000 0x00>; 907 | starfive,pin-ioconfig = <0x01>; 908 | starfive,pin-gpio-doen = <0x01>; 909 | }; 910 | }; 911 | 912 | pcie1_perst_default { 913 | 914 | perst-pins { 915 | starfive,pins = <0x1c>; 916 | starfive,pinmux = <0x2a0 0x18 0x7000000 0x00>; 917 | starfive,pin-ioconfig = <0x01>; 918 | starfive,pin-gpio-dout = <0x01>; 919 | starfive,pin-gpio-doen = <0x00>; 920 | }; 921 | }; 922 | 923 | pcie1_perst_active { 924 | 925 | perst-pins { 926 | starfive,pins = <0x1c>; 927 | starfive,pinmux = <0x2a0 0x18 0x7000000 0x00>; 928 | starfive,pin-ioconfig = <0x01>; 929 | starfive,pin-gpio-dout = <0x00>; 930 | starfive,pin-gpio-doen = <0x00>; 931 | }; 932 | }; 933 | 934 | pcie1_wake_default { 935 | phandle = <0x49>; 936 | 937 | wake-pins { 938 | starfive,pins = <0x15>; 939 | starfive,pinmux = <0x2a0 0x03 0x38 0x00>; 940 | starfive,pin-ioconfig = <0x01>; 941 | starfive,pin-gpio-doen = <0x01>; 942 | }; 943 | }; 944 | 945 | pcie1_clkreq_default { 946 | phandle = <0x4a>; 947 | 948 | clkreq-pins { 949 | starfive,pins = <0x1d>; 950 | starfive,pinmux = <0x2a0 0x1b 0x38000000 0x00>; 951 | starfive,pin-ioconfig = <0x01>; 952 | starfive,pin-gpio-doen = <0x01>; 953 | }; 954 | }; 955 | 956 | usb-pins { 957 | 958 | drive-vbus-pin { 959 | starfive,pins = <0x19>; 960 | starfive,pinmux = <0x2a0 0x0f 0x38000 0x00>; 961 | starfive,pin-ioconfig = <0x01>; 962 | starfive,pin-gpio-dout = <0x07>; 963 | starfive,pin-gpio-doen = <0x00>; 964 | }; 965 | }; 966 | 967 | i2srx-pins { 968 | phandle = <0x40>; 969 | 970 | i2srx-pins0 { 971 | starfive,pins = <0x3d>; 972 | starfive,pinmux = <0x2ac 0x18 0x7000000 0x00>; 973 | starfive,pin-ioconfig = <0x01>; 974 | starfive,pin-gpio-doen = <0x01>; 975 | starfive,pin-gpio-din = <0x17>; 976 | }; 977 | }; 978 | 979 | i2s-clk0 { 980 | phandle = <0x3f>; 981 | 982 | i2s-clk0_bclk { 983 | starfive,pins = <0x26>; 984 | starfive,pinmux = <0x2a4 0x17 0x3800000 0x00>; 985 | starfive,pin-ioconfig = <0x01>; 986 | starfive,pin-gpio-din = <0x21 0x1f>; 987 | starfive,pin-gpio-doen = <0x01>; 988 | }; 989 | 990 | i2s-clk0_lrclk { 991 | starfive,pins = <0x3f>; 992 | starfive,pinmux = <0x2ac 0x1e 0xc0000000 0x00>; 993 | starfive,pin-ioconfig = <0x01>; 994 | starfive,pin-gpio-din = <0x22 0x20>; 995 | starfive,pin-gpio-doen = <0x01>; 996 | }; 997 | }; 998 | 999 | i2stx-pins { 1000 | phandle = <0x42>; 1001 | 1002 | i2stx-pins0 { 1003 | starfive,pins = <0x2c>; 1004 | starfive,pinmux = <0x2a8 0x09 0xe00 0x00>; 1005 | starfive,pin-ioconfig = <0x01>; 1006 | starfive,pin-gpio-dout = <0x45>; 1007 | starfive,pin-gpio-doen = <0x00>; 1008 | }; 1009 | }; 1010 | 1011 | uart0-pins { 1012 | phandle = <0x24>; 1013 | 1014 | uart0-pins-tx { 1015 | starfive,pins = <0x05>; 1016 | starfive,pin-ioconfig = <0x07>; 1017 | starfive,pin-gpio-dout = <0x14>; 1018 | starfive,pin-gpio-doen = <0x00>; 1019 | }; 1020 | 1021 | uart0-pins-rx { 1022 | starfive,pins = <0x06>; 1023 | starfive,pinmux = <0x2b0 0x00 0x03 0x00>; 1024 | starfive,pin-ioconfig = <0x09>; 1025 | starfive,pin-gpio-doen = <0x01>; 1026 | starfive,pin-gpio-din = <0x0e>; 1027 | }; 1028 | }; 1029 | 1030 | i2c2-pins { 1031 | phandle = <0x2a>; 1032 | 1033 | i2c2-pins-scl { 1034 | starfive,pins = <0x03>; 1035 | starfive,pin-ioconfig = <0x09>; 1036 | starfive,pin-gpio-dout = <0x00>; 1037 | starfive,pin-gpio-doen = <0x1e>; 1038 | starfive,pin-gpio-din = <0x3b>; 1039 | }; 1040 | 1041 | i2c2-pins-sda { 1042 | starfive,pins = <0x02>; 1043 | starfive,pin-ioconfig = <0x09>; 1044 | starfive,pin-gpio-dout = <0x00>; 1045 | starfive,pin-gpio-doen = <0x1f>; 1046 | starfive,pin-gpio-din = <0x3c>; 1047 | }; 1048 | }; 1049 | 1050 | mmc0-pins { 1051 | phandle = <0x36>; 1052 | 1053 | mmc0-pins-rest { 1054 | starfive,pins = <0x3e>; 1055 | starfive,pinmux = <0x2ac 0x1b 0x38000000 0x00>; 1056 | starfive,pin-ioconfig = <0x09>; 1057 | starfive,pin-gpio-dout = <0x13>; 1058 | starfive,pin-gpio-doen = <0x00>; 1059 | }; 1060 | 1061 | mmc0-pins-cLK { 1062 | starfive,pins = <0x40>; 1063 | starfive,pin-ioconfig = <0x2d>; 1064 | }; 1065 | 1066 | mmc0-pins-cmd { 1067 | starfive,pins = <0x41>; 1068 | starfive,pin-ioconfig = <0x0b>; 1069 | }; 1070 | 1071 | mmc0-pins-data0 { 1072 | starfive,pins = <0x42>; 1073 | starfive,pin-ioconfig = <0x0b>; 1074 | }; 1075 | 1076 | mmc0-pins-data1 { 1077 | starfive,pins = <0x43>; 1078 | starfive,pin-ioconfig = <0x0b>; 1079 | }; 1080 | 1081 | mmc0-pins-data2 { 1082 | starfive,pins = <0x44>; 1083 | starfive,pin-ioconfig = <0x0b>; 1084 | }; 1085 | 1086 | mmc0-pins-data3 { 1087 | starfive,pins = <0x45>; 1088 | starfive,pin-ioconfig = <0x0b>; 1089 | }; 1090 | 1091 | mmc0-pins-data4 { 1092 | starfive,pins = <0x46>; 1093 | starfive,pin-ioconfig = <0x0b>; 1094 | }; 1095 | 1096 | mmc0-pins-data5 { 1097 | starfive,pins = <0x47>; 1098 | starfive,pin-ioconfig = <0x0b>; 1099 | }; 1100 | 1101 | mmc0-pins-data6 { 1102 | starfive,pins = <0x48>; 1103 | starfive,pin-ioconfig = <0x0b>; 1104 | }; 1105 | 1106 | mmc0-pins-data7 { 1107 | starfive,pins = <0x49>; 1108 | starfive,pin-ioconfig = <0x0b>; 1109 | }; 1110 | }; 1111 | 1112 | sdcard1-pins { 1113 | phandle = <0x37>; 1114 | 1115 | sdcard1-pins0 { 1116 | starfive,pins = <0x0a>; 1117 | starfive,pinmux = <0x29c 0x02 0x1c 0x00>; 1118 | starfive,pin-ioconfig = <0x2d>; 1119 | starfive,pin-gpio-dout = <0x37>; 1120 | starfive,pin-gpio-doen = <0x00>; 1121 | }; 1122 | 1123 | sdcard1-pins1 { 1124 | starfive,pins = <0x09>; 1125 | starfive,pinmux = <0x2b0 0x08 0x700 0x00>; 1126 | starfive,pin-ioconfig = <0x0b>; 1127 | starfive,pin-gpio-dout = <0x39>; 1128 | starfive,pin-gpio-doen = <0x13>; 1129 | starfive,pin-gpio-din = <0x2c>; 1130 | }; 1131 | 1132 | sdcard1-pins2 { 1133 | starfive,pins = <0x0b>; 1134 | starfive,pinmux = <0x29c 0x05 0xe0 0x00>; 1135 | starfive,pin-ioconfig = <0x0b>; 1136 | starfive,pin-gpio-dout = <0x3a>; 1137 | starfive,pin-gpio-doen = <0x14>; 1138 | starfive,pin-gpio-din = <0x2d>; 1139 | }; 1140 | 1141 | sdcard1-pins3 { 1142 | starfive,pins = <0x0c>; 1143 | starfive,pinmux = <0x29c 0x08 0x700 0x00>; 1144 | starfive,pin-ioconfig = <0x0b>; 1145 | starfive,pin-gpio-dout = <0x3b>; 1146 | starfive,pin-gpio-doen = <0x15>; 1147 | starfive,pin-gpio-din = <0x2e>; 1148 | }; 1149 | 1150 | sdcard1-pins4 { 1151 | starfive,pins = <0x07>; 1152 | starfive,pinmux = <0x2b0 0x02 0x1c 0x00>; 1153 | starfive,pin-ioconfig = <0x0b>; 1154 | starfive,pin-gpio-dout = <0x3c>; 1155 | starfive,pin-gpio-doen = <0x16>; 1156 | starfive,pin-gpio-din = <0x2f>; 1157 | }; 1158 | 1159 | sdcard1-pins5 { 1160 | starfive,pins = <0x08>; 1161 | starfive,pinmux = <0x2b0 0x05 0xe0 0x00>; 1162 | starfive,pin-ioconfig = <0x0b>; 1163 | starfive,pin-gpio-dout = <0x3d>; 1164 | starfive,pin-gpio-doen = <0x17>; 1165 | starfive,pin-gpio-din = <0x30>; 1166 | }; 1167 | }; 1168 | 1169 | inno_hdmi-pins { 1170 | phandle = <0x59>; 1171 | 1172 | inno_hdmi-scl { 1173 | starfive,pins = <0x00>; 1174 | starfive,pin-ioconfig = <0x09>; 1175 | starfive,pin-gpio-dout = <0x0b>; 1176 | starfive,pin-gpio-doen = <0x03>; 1177 | starfive,pin-gpio-din = <0x06>; 1178 | }; 1179 | 1180 | inno_hdmi-sda { 1181 | starfive,pins = <0x01>; 1182 | starfive,pin-ioconfig = <0x09>; 1183 | starfive,pin-gpio-dout = <0x0c>; 1184 | starfive,pin-gpio-doen = <0x04>; 1185 | starfive,pin-gpio-din = <0x07>; 1186 | }; 1187 | 1188 | inno_hdmi-cec-pins { 1189 | starfive,pins = <0x0e>; 1190 | starfive,pin-ioconfig = <0x09>; 1191 | starfive,pin-gpio-doen = <0x02>; 1192 | starfive,pin-gpio-dout = <0x0a>; 1193 | starfive,pin-gpio-din = <0x05>; 1194 | }; 1195 | 1196 | inno_hdmi-hpd-pins { 1197 | starfive,pins = <0x0f>; 1198 | starfive,pin-ioconfig = <0x01>; 1199 | starfive,pin-gpio-doen = <0x01>; 1200 | starfive,pin-gpio-din = <0x08>; 1201 | }; 1202 | }; 1203 | 1204 | mclk_ext_pins { 1205 | phandle = <0x41>; 1206 | 1207 | mclk_ext_pins { 1208 | starfive,pins = <0x04>; 1209 | starfive,pin-ioconfig = <0x01>; 1210 | starfive,pin-gpio-din = <0x1e>; 1211 | starfive,pin-gpio-doen = <0x01>; 1212 | }; 1213 | }; 1214 | }; 1215 | 1216 | gpio@17020000 { 1217 | compatible = "starfive,jh7110-aon-pinctrl"; 1218 | reg = <0x00 0x17020000 0x00 0x10000>; 1219 | reg-names = "control"; 1220 | resets = <0x21 0xa2>; 1221 | interrupts = <0x55>; 1222 | interrupt-controller; 1223 | #gpio-cells = <0x02>; 1224 | ngpios = <0x04>; 1225 | status = "okay"; 1226 | phandle = <0x62>; 1227 | }; 1228 | 1229 | tmon@120e0000 { 1230 | compatible = "starfive,jh7110-temp"; 1231 | reg = <0x00 0x120e0000 0x00 0x10000>; 1232 | interrupts = <0x51>; 1233 | clocks = <0x08 0x82 0x08 0x81>; 1234 | clock-names = "sense\0bus"; 1235 | resets = <0x21 0x7c 0x21 0x7b>; 1236 | reset-names = "sense\0bus"; 1237 | #thermal-sensor-cells = <0x00>; 1238 | status = "okay"; 1239 | phandle = <0x25>; 1240 | }; 1241 | 1242 | thermal-zones { 1243 | 1244 | cpu-thermal { 1245 | polling-delay-passive = <0xfa>; 1246 | polling-delay = <0x3a98>; 1247 | thermal-sensors = <0x25>; 1248 | 1249 | trips { 1250 | 1251 | cpu_alert0 { 1252 | temperature = <0x14c08>; 1253 | hysteresis = <0x7d0>; 1254 | type = "passive"; 1255 | phandle = <0x26>; 1256 | }; 1257 | 1258 | cpu_crit { 1259 | temperature = <0x186a0>; 1260 | hysteresis = <0x7d0>; 1261 | type = "critical"; 1262 | }; 1263 | }; 1264 | 1265 | cooling-maps { 1266 | 1267 | map0 { 1268 | trip = <0x26>; 1269 | cooling-device = <0x27 0xffffffff 0xffffffff 0x01 0xffffffff 0xffffffff 0x02 0xffffffff 0xffffffff 0x03 0xffffffff 0xffffffff>; 1270 | }; 1271 | }; 1272 | }; 1273 | }; 1274 | 1275 | trng@1600C000 { 1276 | compatible = "starfive,jh7110-trng"; 1277 | reg = <0x00 0x1600c000 0x00 0x4000>; 1278 | clocks = <0x08 0xcd 0x08 0xce>; 1279 | clock-names = "hclk\0ahb"; 1280 | resets = <0x21 0x83>; 1281 | interrupts = <0x1e>; 1282 | status = "okay"; 1283 | }; 1284 | 1285 | sec_dma@16008000 { 1286 | compatible = "arm,pl080\0arm,primecell"; 1287 | arm,primecell-periphid = <0x41080>; 1288 | reg = <0x00 0x16008000 0x00 0x4000>; 1289 | reg-names = "sec_dma"; 1290 | interrupts = <0x1d>; 1291 | clocks = <0x08 0xcd 0x08 0xce>; 1292 | clock-names = "sec_hclk\0apb_pclk"; 1293 | resets = <0x21 0x83>; 1294 | reset-names = "sec_hre"; 1295 | lli-bus-interface-ahb1; 1296 | mem-bus-interface-ahb1; 1297 | memcpy-burst-size = <0x100>; 1298 | memcpy-bus-width = <0x20>; 1299 | #dma-cells = <0x02>; 1300 | status = "okay"; 1301 | phandle = <0x28>; 1302 | }; 1303 | 1304 | crypto@16000000 { 1305 | compatible = "starfive,jh7110-sec"; 1306 | reg = <0x00 0x16000000 0x00 0x4000 0x00 0x16008000 0x00 0x4000>; 1307 | reg-names = "secreg\0secdma"; 1308 | interrupts = <0x1c 0x1d>; 1309 | interrupt-names = "secirq\0dmairq"; 1310 | clocks = <0x08 0xcd 0x08 0xce>; 1311 | clock-names = "sec_hclk\0sec_ahb"; 1312 | resets = <0x21 0x83>; 1313 | reset-names = "sec_hre"; 1314 | enable-side-channel-mitigation = "true"; 1315 | enable-dma = "true"; 1316 | dmas = <0x28 0x01 0x02 0x28 0x00 0x02>; 1317 | dma-names = "sec_m\0sec_p"; 1318 | status = "okay"; 1319 | }; 1320 | 1321 | i2c@10030000 { 1322 | compatible = "snps,designware-i2c"; 1323 | reg = <0x00 0x10030000 0x00 0x10000>; 1324 | clocks = <0x08 0x125 0x08 0x8a>; 1325 | clock-names = "ref\0pclk"; 1326 | resets = <0x21 0x4c>; 1327 | interrupts = <0x23>; 1328 | #address-cells = <0x01>; 1329 | #size-cells = <0x00>; 1330 | status = "okay"; 1331 | clock-frequency = <0x186a0>; 1332 | i2c-sda-hold-time-ns = <0x12c>; 1333 | i2c-sda-falling-time-ns = <0x1fe>; 1334 | i2c-scl-falling-time-ns = <0x1fe>; 1335 | auto_calc_scl_lhcnt; 1336 | pinctrl-names = "default"; 1337 | pinctrl-0 = <0x29>; 1338 | }; 1339 | 1340 | i2c@10040000 { 1341 | compatible = "snps,designware-i2c"; 1342 | reg = <0x00 0x10040000 0x00 0x10000>; 1343 | clocks = <0x08 0x126 0x08 0x8b>; 1344 | clock-names = "ref\0pclk"; 1345 | resets = <0x21 0x4d>; 1346 | interrupts = <0x24>; 1347 | #address-cells = <0x01>; 1348 | #size-cells = <0x00>; 1349 | status = "disabled"; 1350 | }; 1351 | 1352 | i2c@10050000 { 1353 | compatible = "snps,designware-i2c"; 1354 | reg = <0x00 0x10050000 0x00 0x10000>; 1355 | clocks = <0x08 0x127 0x08 0x8c>; 1356 | clock-names = "ref\0pclk"; 1357 | resets = <0x21 0x4e>; 1358 | interrupts = <0x25>; 1359 | #address-cells = <0x01>; 1360 | #size-cells = <0x00>; 1361 | status = "okay"; 1362 | clock-frequency = <0x186a0>; 1363 | i2c-sda-hold-time-ns = <0x12c>; 1364 | i2c-sda-falling-time-ns = <0x1fe>; 1365 | i2c-scl-falling-time-ns = <0x1fe>; 1366 | auto_calc_scl_lhcnt; 1367 | pinctrl-names = "default"; 1368 | pinctrl-0 = <0x2a>; 1369 | 1370 | seeed_plane_i2c@45 { 1371 | compatible = "seeed_panel"; 1372 | reg = <0x45>; 1373 | 1374 | port { 1375 | 1376 | endpoint { 1377 | remote-endpoint = <0x2b>; 1378 | phandle = <0x55>; 1379 | }; 1380 | }; 1381 | }; 1382 | 1383 | tinker_ft5406@38 { 1384 | compatible = "tinker_ft5406"; 1385 | reg = <0x38>; 1386 | }; 1387 | 1388 | panel_radxa@19 { 1389 | compatible = "starfive_jadard"; 1390 | reg = <0x19>; 1391 | reset-gpio = <0x2c 0x17 0x00>; 1392 | enable-gpio = <0x2c 0x16 0x00>; 1393 | 1394 | port { 1395 | 1396 | endpoint { 1397 | remote-endpoint = <0x2d>; 1398 | phandle = <0x56>; 1399 | }; 1400 | }; 1401 | }; 1402 | 1403 | touchscreen@14 { 1404 | compatible = "goodix,gt911"; 1405 | reg = <0x14>; 1406 | irq-gpios = <0x2c 0x1e 0x00>; 1407 | reset-gpios = <0x2c 0x1f 0x00>; 1408 | }; 1409 | 1410 | panel_10inch@20 { 1411 | compatible = "panel_10inch"; 1412 | reg = <0x20>; 1413 | reset-gpio = <0x2c 0x17 0x00>; 1414 | enable-gpio = <0x2c 0x16 0x00>; 1415 | 1416 | port { 1417 | 1418 | endpoint { 1419 | remote-endpoint = <0x2e>; 1420 | phandle = <0x57>; 1421 | }; 1422 | }; 1423 | }; 1424 | }; 1425 | 1426 | i2c@12030000 { 1427 | compatible = "snps,designware-i2c"; 1428 | reg = <0x00 0x12030000 0x00 0x10000>; 1429 | clocks = <0x08 0x128 0x08 0x8d>; 1430 | clock-names = "ref\0pclk"; 1431 | resets = <0x21 0x4f>; 1432 | interrupts = <0x30>; 1433 | #address-cells = <0x01>; 1434 | #size-cells = <0x00>; 1435 | status = "disabled"; 1436 | }; 1437 | 1438 | i2c@12040000 { 1439 | compatible = "snps,designware-i2c"; 1440 | reg = <0x00 0x12040000 0x00 0x10000>; 1441 | clocks = <0x08 0x129 0x08 0x8e>; 1442 | clock-names = "ref\0pclk"; 1443 | resets = <0x21 0x50>; 1444 | interrupts = <0x31>; 1445 | #address-cells = <0x01>; 1446 | #size-cells = <0x00>; 1447 | status = "disabled"; 1448 | }; 1449 | 1450 | i2c@12050000 { 1451 | compatible = "snps,designware-i2c"; 1452 | reg = <0x00 0x12050000 0x00 0x10000>; 1453 | clocks = <0x08 0x12a 0x08 0x8f>; 1454 | clock-names = "ref\0pclk"; 1455 | resets = <0x21 0x51>; 1456 | interrupts = <0x32>; 1457 | #address-cells = <0x01>; 1458 | #size-cells = <0x00>; 1459 | status = "okay"; 1460 | clock-frequency = <0x186a0>; 1461 | i2c-sda-hold-time-ns = <0x12c>; 1462 | i2c-sda-falling-time-ns = <0x1fe>; 1463 | i2c-scl-falling-time-ns = <0x1fe>; 1464 | auto_calc_scl_lhcnt; 1465 | pinctrl-names = "default"; 1466 | pinctrl-0 = <0x2f>; 1467 | 1468 | eeprom@50 { 1469 | compatible = "atmel,24c04"; 1470 | reg = <0x50>; 1471 | pagesize = <0x10>; 1472 | }; 1473 | 1474 | axp15060_reg@36 { 1475 | compatible = "stf,axp15060-regulator"; 1476 | reg = <0x36>; 1477 | 1478 | regulators { 1479 | 1480 | ALDO1 { 1481 | regulator-boot-on; 1482 | regulator-compatible = "mipi_0p9"; 1483 | regulator-name = "mipi_0p9"; 1484 | regulator-min-microvolt = <0xdbba0>; 1485 | regulator-max-microvolt = <0xdbba0>; 1486 | }; 1487 | 1488 | ALDO5 { 1489 | regulator-boot-on; 1490 | regulator-compatible = "hdmi_0p9"; 1491 | regulator-name = "hdmi_0p9"; 1492 | regulator-min-microvolt = <0xdbba0>; 1493 | regulator-max-microvolt = <0xdbba0>; 1494 | }; 1495 | 1496 | ALDO3 { 1497 | regulator-boot-on; 1498 | regulator-compatible = "hdmi_1p8"; 1499 | regulator-name = "hdmi_1p8"; 1500 | regulator-min-microvolt = <0x1b7740>; 1501 | regulator-max-microvolt = <0x1b7740>; 1502 | }; 1503 | 1504 | ALDO4 { 1505 | regulator-boot-on; 1506 | regulator-always-on; 1507 | regulator-compatible = "sdio_vdd"; 1508 | regulator-name = "sdio_vdd"; 1509 | regulator-min-microvolt = <0x1b7740>; 1510 | regulator-max-microvolt = <0x1b7740>; 1511 | phandle = <0x35>; 1512 | }; 1513 | 1514 | DCDC1 { 1515 | regulator-boot-on; 1516 | regulator-always-on; 1517 | regulator-compatible = "vcc_3v3"; 1518 | regulator-name = "vcc_3v3"; 1519 | regulator-min-microvolt = <0x325aa0>; 1520 | regulator-max-microvolt = <0x325aa0>; 1521 | phandle = <0x34>; 1522 | }; 1523 | 1524 | DCDC2 { 1525 | regulator-boot-on; 1526 | regulator-always-on; 1527 | regulator-compatible = "cpu_vdd"; 1528 | regulator-name = "cpu_vdd"; 1529 | regulator-min-microvolt = <0x7a120>; 1530 | regulator-max-microvolt = <0x177fa0>; 1531 | phandle = <0x07>; 1532 | }; 1533 | }; 1534 | }; 1535 | }; 1536 | 1537 | i2c@12060000 { 1538 | compatible = "snps,designware-i2c"; 1539 | reg = <0x00 0x12060000 0x00 0x10000>; 1540 | clocks = <0x08 0x12b 0x08 0x90>; 1541 | clock-names = "ref\0pclk"; 1542 | resets = <0x21 0x52>; 1543 | interrupts = <0x33>; 1544 | #address-cells = <0x01>; 1545 | #size-cells = <0x00>; 1546 | status = "okay"; 1547 | clock-frequency = <0x186a0>; 1548 | i2c-sda-hold-time-ns = <0x12c>; 1549 | i2c-sda-falling-time-ns = <0x1fe>; 1550 | i2c-scl-falling-time-ns = <0x1fe>; 1551 | auto_calc_scl_lhcnt; 1552 | pinctrl-names = "default"; 1553 | pinctrl-0 = <0x30>; 1554 | 1555 | imx219@10 { 1556 | compatible = "sony,imx219"; 1557 | reg = <0x10>; 1558 | clocks = <0x31>; 1559 | clock-names = "xclk"; 1560 | reset-gpio = <0x2c 0x12 0x00>; 1561 | rotation = <0x00>; 1562 | orientation = <0x01>; 1563 | 1564 | port { 1565 | 1566 | endpoint { 1567 | remote-endpoint = <0x32>; 1568 | bus-type = <0x04>; 1569 | clock-lanes = <0x04>; 1570 | data-lanes = <0x00 0x01>; 1571 | lane-polarities = <0x00 0x00 0x00>; 1572 | link-frequencies = <0x00 0x1b2e0200>; 1573 | phandle = <0x3a>; 1574 | }; 1575 | }; 1576 | }; 1577 | 1578 | imx708@1a { 1579 | compatible = "sony,imx708"; 1580 | reg = <0x1a>; 1581 | clocks = <0x31>; 1582 | reset-gpio = <0x2c 0x12 0x00>; 1583 | 1584 | port { 1585 | 1586 | endpoint { 1587 | remote-endpoint = <0x33>; 1588 | data-lanes = <0x01 0x02>; 1589 | clock-noncontinuous; 1590 | link-frequencies = <0x00 0x1ad27480>; 1591 | phandle = <0x3b>; 1592 | }; 1593 | }; 1594 | }; 1595 | }; 1596 | 1597 | sdio0@16010000 { 1598 | compatible = "starfive,jh7110-sdio"; 1599 | reg = <0x00 0x16010000 0x00 0x10000>; 1600 | clocks = <0x08 0x5b 0x08 0x5d>; 1601 | clock-names = "biu\0ciu"; 1602 | resets = <0x21 0x40>; 1603 | reset-names = "reset"; 1604 | interrupts = <0x4a>; 1605 | fifo-depth = <0x20>; 1606 | fifo-watermark-aligned; 1607 | data-addr = <0x00>; 1608 | starfive,sys-syscon = <0x1d 0x14 0x1a 0x7c000000>; 1609 | status = "okay"; 1610 | max-frequency = <0x5f5e100>; 1611 | card-detect-delay = <0x12c>; 1612 | bus-width = <0x08>; 1613 | cap-mmc-highspeed; 1614 | non-removable; 1615 | cap-mmc-hw-reset; 1616 | post-power-on-delay-ms = <0xc8>; 1617 | vmmc-supply = <0x34>; 1618 | vqmmc-supply = <0x35>; 1619 | pinctrl-names = "default"; 1620 | pinctrl-0 = <0x36>; 1621 | }; 1622 | 1623 | sdio1@16020000 { 1624 | compatible = "starfive,jh7110-sdio"; 1625 | reg = <0x00 0x16020000 0x00 0x10000>; 1626 | clocks = <0x08 0x5c 0x08 0x5e>; 1627 | clock-names = "biu\0ciu"; 1628 | resets = <0x21 0x41>; 1629 | reset-names = "reset"; 1630 | interrupts = <0x4b>; 1631 | fifo-depth = <0x20>; 1632 | fifo-watermark-aligned; 1633 | data-addr = <0x00>; 1634 | starfive,sys-syscon = <0x1d 0x9c 0x01 0x3e>; 1635 | status = "okay"; 1636 | max-frequency = <0x5f5e100>; 1637 | card-detect-delay = <0x12c>; 1638 | bus-width = <0x04>; 1639 | no-sdio; 1640 | no-mmc; 1641 | broken-cd; 1642 | cap-sd-highspeed; 1643 | post-power-on-delay-ms = <0xc8>; 1644 | pinctrl-names = "default"; 1645 | pinctrl-0 = <0x37>; 1646 | }; 1647 | 1648 | vin_sysctl@19800000 { 1649 | compatible = "starfive,jh7110-vin"; 1650 | reg = <0x00 0x19800000 0x00 0x10000 0x00 0x19810000 0x00 0x10000 0x00 0x19820000 0x00 0x10000 0x00 0x19840000 0x00 0x10000 0x00 0x19870000 0x00 0x30000 0x00 0x11840000 0x00 0x10000 0x00 0x17030000 0x00 0x10000 0x00 0x13020000 0x00 0x10000>; 1651 | reg-names = "csi2rx\0vclk\0vrst\0sctrl\0isp\0trst\0pmu\0syscrg"; 1652 | clocks = <0x38 0x00 0x38 0x06 0x38 0x07 0x38 0x0d 0x38 0x02 0x38 0x0c 0x38 0x01 0x38 0x08 0x38 0x09 0x38 0x0a 0x38 0x0b 0x38 0x03 0x38 0x04 0x38 0x05 0x08 0x33 0x08 0x34>; 1653 | clock-names = "clk_apb_func\0clk_pclk\0clk_sys_clk\0clk_wrapper_clk_c\0clk_dvp_inv\0clk_axiwr\0clk_mipi_rx0_pxl\0clk_pixel_clk_if0\0clk_pixel_clk_if1\0clk_pixel_clk_if2\0clk_pixel_clk_if3\0clk_m31dphy_cfgclk_in\0clk_m31dphy_refclk_in\0clk_m31dphy_txclkesc_lan0\0clk_ispcore_2x\0clk_isp_axi"; 1654 | resets = <0x21 0xc0 0x21 0xc1 0x21 0xc4 0x21 0xc9 0x21 0xca 0x21 0xcb 0x21 0xc5 0x21 0xc6 0x21 0xc7 0x21 0xc8 0x21 0xc2 0x21 0xc3 0x21 0x29 0x21 0x2a>; 1655 | reset-names = "rst_wrapper_p\0rst_wrapper_c\0rst_pclk\0rst_sys_clk\0rst_axird\0rst_axiwr\0rst_pixel_clk_if0\0rst_pixel_clk_if1\0rst_pixel_clk_if2\0rst_pixel_clk_if3\0rst_m31dphy_hw\0rst_m31dphy_b09_always_on\0rst_isp_top_n\0rst_isp_top_axi"; 1656 | starfive,aon-syscon = <0x39 0x00>; 1657 | power-domains = <0x22 0x05>; 1658 | interrupts = <0x5c 0x57 0x58 0x59 0x5a>; 1659 | status = "okay"; 1660 | 1661 | ports { 1662 | #address-cells = <0x01>; 1663 | #size-cells = <0x00>; 1664 | 1665 | port@1 { 1666 | reg = <0x01>; 1667 | #address-cells = <0x01>; 1668 | #size-cells = <0x00>; 1669 | 1670 | endpoint@0 { 1671 | reg = <0x00>; 1672 | remote-endpoint = <0x3a>; 1673 | bus-type = <0x04>; 1674 | clock-lanes = <0x04>; 1675 | data-lanes = <0x00 0x01>; 1676 | lane-polarities = <0x00 0x00 0x00>; 1677 | status = "okay"; 1678 | phandle = <0x32>; 1679 | }; 1680 | 1681 | endpoint@1 { 1682 | reg = <0x01>; 1683 | remote-endpoint = <0x3b>; 1684 | bus-type = <0x04>; 1685 | clock-lanes = <0x04>; 1686 | data-lanes = <0x00 0x01>; 1687 | lane-polarities = <0x00 0x00 0x00>; 1688 | status = "okay"; 1689 | phandle = <0x33>; 1690 | }; 1691 | }; 1692 | }; 1693 | }; 1694 | 1695 | jpu@11900000 { 1696 | compatible = "starfive,jpu"; 1697 | reg = <0x00 0x13090000 0x00 0x300>; 1698 | interrupts = <0x0e>; 1699 | clocks = <0x08 0x42 0x08 0x43 0x08 0x44 0x08 0x4c>; 1700 | clock-names = "axi_clk\0core_clk\0apb_clk\0noc_bus"; 1701 | resets = <0x21 0x2c 0x21 0x2d 0x21 0x2e>; 1702 | reset-names = "rst_axi\0rst_core\0rst_apb"; 1703 | power-domains = <0x22 0x03>; 1704 | status = "okay"; 1705 | }; 1706 | 1707 | vpu_dec@130A0000 { 1708 | compatible = "starfive,vdec"; 1709 | reg = <0x00 0x130a0000 0x00 0x10000>; 1710 | interrupts = <0x0d>; 1711 | clocks = <0x08 0x46 0x08 0x47 0x08 0x48 0x08 0x49 0x08 0x4c>; 1712 | clock-names = "axi_clk\0bpu_clk\0vce_clk\0apb_clk\0noc_bus"; 1713 | resets = <0x21 0x2f 0x21 0x30 0x21 0x31 0x21 0x32 0x21 0x35>; 1714 | reset-names = "rst_axi\0rst_bpu\0rst_vce\0rst_apb\0rst_sram"; 1715 | starfive,vdec_noc_ctrl; 1716 | power-domains = <0x22 0x03>; 1717 | status = "okay"; 1718 | }; 1719 | 1720 | vpu_enc@130B0000 { 1721 | compatible = "starfive,venc"; 1722 | reg = <0x00 0x130b0000 0x00 0x10000>; 1723 | interrupts = <0x0f>; 1724 | clocks = <0x08 0x4e 0x08 0x4f 0x08 0x50 0x08 0x51 0x08 0x52>; 1725 | clock-names = "axi_clk\0bpu_clk\0vce_clk\0apb_clk\0noc_bus"; 1726 | resets = <0x21 0x36 0x21 0x37 0x21 0x38 0x21 0x39 0x21 0x3a>; 1727 | reset-names = "rst_axi\0rst_bpu\0rst_vce\0rst_apb\0rst_sram"; 1728 | starfive,venc_noc_ctrl; 1729 | power-domains = <0x22 0x06>; 1730 | status = "okay"; 1731 | }; 1732 | 1733 | reset-controller { 1734 | compatible = "starfive,jh7110-reset"; 1735 | reg = <0x00 0x13020000 0x00 0x10000 0x00 0x10230000 0x00 0x10000 0x00 0x17000000 0x00 0x10000 0x00 0x19810000 0x00 0x10000 0x00 0x295c0000 0x00 0x10000>; 1736 | reg-names = "syscrg\0stgcrg\0aoncrg\0ispcrg\0voutcrg"; 1737 | #reset-cells = <0x01>; 1738 | status = "okay"; 1739 | phandle = <0x21>; 1740 | }; 1741 | 1742 | stmmac-axi-config { 1743 | snps,wr_osr_lmt = <0x0f>; 1744 | snps,rd_osr_lmt = <0x0f>; 1745 | snps,blen = <0x100 0x80 0x40 0x20 0x00 0x00 0x00>; 1746 | phandle = <0x3c>; 1747 | }; 1748 | 1749 | ethernet@16030000 { 1750 | compatible = "starfive,dwmac\0snps,dwmac-5.10a"; 1751 | reg = <0x00 0x16030000 0x00 0x10000>; 1752 | clock-names = "gtx\0tx\0ptp_ref\0stmmaceth\0pclk\0gtxc\0rmii_rtx"; 1753 | clocks = <0x08 0x6c 0x08 0xe0 0x08 0x6d 0x08 0xdd 0x08 0xde 0x08 0x6f 0x08 0xdf>; 1754 | resets = <0x21 0xa1 0x21 0xa0>; 1755 | reset-names = "ahb\0stmmaceth"; 1756 | interrupts = <0x07 0x06 0x05>; 1757 | interrupt-names = "macirq\0eth_wake_irq\0eth_lpi"; 1758 | max-frame-size = <0x2328>; 1759 | phy-mode = "rgmii-id"; 1760 | snps,multicast-filter-bins = <0x40>; 1761 | snps,perfect-filter-entries = <0x80>; 1762 | rx-fifo-depth = <0x800>; 1763 | tx-fifo-depth = <0x800>; 1764 | snps,fixed-burst; 1765 | snps,no-pbl-x8; 1766 | snps,force_thresh_dma_mode; 1767 | snps,axi-config = <0x3c>; 1768 | snps,tso; 1769 | snps,en-tx-lpi-clockgating; 1770 | snps,en-lpi; 1771 | snps,write-requests = <0x04>; 1772 | snps,read-requests = <0x04>; 1773 | snps,burst-map = <0x07>; 1774 | snps,txpbl = <0x10>; 1775 | snps,rxpbl = <0x10>; 1776 | status = "okay"; 1777 | #address-cells = <0x01>; 1778 | #size-cells = <0x00>; 1779 | 1780 | ethernet-phy@0 { 1781 | rgmii_sw_dr_2 = <0x00>; 1782 | rgmii_sw_dr = <0x03>; 1783 | rgmii_sw_dr_rxc = <0x06>; 1784 | rxc_dly_en = <0x00>; 1785 | rx_delay_sel = <0x0a>; 1786 | tx_delay_sel_fe = <0x05>; 1787 | tx_delay_sel = <0x0a>; 1788 | tx_inverted_10 = <0x01>; 1789 | tx_inverted_100 = <0x01>; 1790 | tx_inverted_1000 = <0x01>; 1791 | }; 1792 | }; 1793 | 1794 | ethernet@16040000 { 1795 | compatible = "starfive,dwmac\0snps,dwmac-5.10a"; 1796 | reg = <0x00 0x16040000 0x00 0x10000>; 1797 | clock-names = "gtx\0tx\0ptp_ref\0stmmaceth\0pclk\0gtxc\0rmii_rtx"; 1798 | clocks = <0x08 0x64 0x08 0x69 0x08 0x66 0x08 0x61 0x08 0x62 0x08 0x6b 0x08 0x65>; 1799 | resets = <0x21 0x43 0x21 0x42>; 1800 | reset-names = "ahb\0stmmaceth"; 1801 | interrupts = <0x4e 0x4d 0x4c>; 1802 | interrupt-names = "macirq\0eth_wake_irq\0eth_lpi"; 1803 | max-frame-size = <0x2328>; 1804 | phy-mode = "rgmii-id"; 1805 | snps,multicast-filter-bins = <0x40>; 1806 | snps,perfect-filter-entries = <0x80>; 1807 | rx-fifo-depth = <0x800>; 1808 | tx-fifo-depth = <0x800>; 1809 | snps,fixed-burst; 1810 | snps,no-pbl-x8; 1811 | snps,force_thresh_dma_mode; 1812 | snps,axi-config = <0x3c>; 1813 | snps,tso; 1814 | snps,en-tx-lpi-clockgating; 1815 | snps,en-lpi; 1816 | snps,write-requests = <0x04>; 1817 | snps,read-requests = <0x04>; 1818 | snps,burst-map = <0x07>; 1819 | snps,txpbl = <0x10>; 1820 | snps,rxpbl = <0x10>; 1821 | status = "okay"; 1822 | #address-cells = <0x01>; 1823 | #size-cells = <0x00>; 1824 | 1825 | ethernet-phy@1 { 1826 | rgmii_sw_dr_2 = <0x00>; 1827 | rgmii_sw_dr = <0x03>; 1828 | rgmii_sw_dr_rxc = <0x06>; 1829 | tx_delay_sel_fe = <0x05>; 1830 | tx_delay_sel = <0x00>; 1831 | rxc_dly_en = <0x00>; 1832 | rx_delay_sel = <0x02>; 1833 | tx_inverted_10 = <0x01>; 1834 | tx_inverted_100 = <0x01>; 1835 | tx_inverted_1000 = <0x00>; 1836 | }; 1837 | }; 1838 | 1839 | gpu@18000000 { 1840 | compatible = "img-gpu"; 1841 | reg = <0x00 0x18000000 0x00 0x100000 0x00 0x130c000 0x00 0x10000>; 1842 | clocks = <0x08 0x2d 0x08 0x30 0x08 0x31 0x08 0x2e 0x08 0x2f 0x08 0x32>; 1843 | clock-names = "clk_bv\0clk_apb\0clk_rtc\0clk_core\0clk_sys\0clk_axi"; 1844 | resets = <0x21 0x15 0x21 0x16>; 1845 | reset-names = "rst_apb\0rst_doma"; 1846 | power-domains = <0x22 0x02>; 1847 | interrupts = <0x52>; 1848 | current-clock = <0x7a1200>; 1849 | status = "okay"; 1850 | }; 1851 | 1852 | can@130d0000 { 1853 | compatible = "starfive,jh7110-can\0ipms,can"; 1854 | reg = <0x00 0x130d0000 0x00 0x1000>; 1855 | interrupts = <0x70>; 1856 | clocks = <0x08 0x73 0x08 0x75 0x08 0x74>; 1857 | clock-names = "apb_clk\0core_clk\0timer_clk"; 1858 | resets = <0x21 0x6f 0x21 0x70 0x21 0x71>; 1859 | reset-names = "rst_apb\0rst_core\0rst_timer"; 1860 | frequency = <0x2625a00>; 1861 | starfive,sys-syscon = <0x1d 0x10 0x03 0x08>; 1862 | syscon,can_or_canfd = <0x00>; 1863 | status = "disabled"; 1864 | }; 1865 | 1866 | can@130e0000 { 1867 | compatible = "starfive,jh7110-can\0ipms,can"; 1868 | reg = <0x00 0x130e0000 0x00 0x1000>; 1869 | interrupts = <0x71>; 1870 | clocks = <0x08 0x76 0x08 0x78 0x08 0x77>; 1871 | clock-names = "apb_clk\0core_clk\0timer_clk"; 1872 | resets = <0x21 0x72 0x21 0x73 0x21 0x74>; 1873 | reset-names = "rst_apb\0rst_core\0rst_timer"; 1874 | frequency = <0x2625a00>; 1875 | starfive,sys-syscon = <0x1d 0x88 0x12 0x40000>; 1876 | syscon,can_or_canfd = <0x01>; 1877 | status = "disabled"; 1878 | }; 1879 | 1880 | tdm@10090000 { 1881 | compatible = "starfive,jh7110-tdm"; 1882 | reg = <0x00 0x10090000 0x00 0x1000>; 1883 | reg-names = "tdm"; 1884 | clocks = <0x08 0xb8 0x08 0xb9 0x08 0xba 0x16 0x08 0xbb 0x08 0x11>; 1885 | clock-names = "clk_tdm_ahb\0clk_tdm_apb\0clk_tdm_internal\0clk_tdm_ext\0clk_tdm\0mclk_inner"; 1886 | resets = <0x21 0x69 0x21 0x6b 0x21 0x6a>; 1887 | reset-names = "tdm_ahb\0tdm_apb\0tdm_rst"; 1888 | dmas = <0x3d 0x14 0x01 0x3d 0x15 0x01>; 1889 | dma-names = "rx\0tx"; 1890 | #sound-dai-cells = <0x00>; 1891 | status = "disabled"; 1892 | }; 1893 | 1894 | spdif0@100a0000 { 1895 | compatible = "starfive,jh7110-spdif"; 1896 | reg = <0x00 0x100a0000 0x00 0x1000>; 1897 | clocks = <0x08 0x9f 0x08 0xa0 0x08 0x10 0x08 0x11 0x17 0x08 0x12>; 1898 | clock-names = "spdif-apb\0spdif-core\0audroot\0mclk_inner\0mclk_ext\0mclk"; 1899 | resets = <0x21 0x5f>; 1900 | reset-names = "rst_apb"; 1901 | interrupts = <0x54>; 1902 | interrupt-names = "tx"; 1903 | #sound-dai-cells = <0x00>; 1904 | status = "disabled"; 1905 | }; 1906 | 1907 | pwmdac@100b0000 { 1908 | compatible = "starfive,jh7110-pwmdac"; 1909 | reg = <0x00 0x100b0000 0x00 0x1000>; 1910 | clocks = <0x08 0x0c 0x08 0x9d 0x08 0x9e>; 1911 | clock-names = "apb0\0pwmdac-apb\0pwmdac-core"; 1912 | resets = <0x21 0x60>; 1913 | reset-names = "rst-apb"; 1914 | dmas = <0x3d 0x16 0x01>; 1915 | dma-names = "tx"; 1916 | #sound-dai-cells = <0x00>; 1917 | status = "okay"; 1918 | pinctrl-names = "default"; 1919 | pinctrl-0 = <0x3e>; 1920 | phandle = <0x5f>; 1921 | }; 1922 | 1923 | i2stx@100c0000 { 1924 | compatible = "snps,designware-i2stx"; 1925 | reg = <0x00 0x100c0000 0x00 0x1000>; 1926 | interrupt-names = "tx"; 1927 | #sound-dai-cells = <0x00>; 1928 | dmas = <0x3d 0x1c 0x01>; 1929 | dma-names = "rx"; 1930 | status = "disabled"; 1931 | }; 1932 | 1933 | pdm@100d0000 { 1934 | compatible = "starfive,jh7110-pdm"; 1935 | reg = <0x00 0x100d0000 0x00 0x1000>; 1936 | reg-names = "pdm"; 1937 | clocks = <0x08 0xb6 0x08 0xb7 0x08 0x12 0x17>; 1938 | clock-names = "pdm_mclk\0pdm_apb\0clk_mclk\0mclk_ext"; 1939 | resets = <0x21 0x61 0x21 0x62>; 1940 | reset-names = "pdm_dmic\0pdm_apb"; 1941 | #sound-dai-cells = <0x00>; 1942 | }; 1943 | 1944 | i2srx_mst@100e0000 { 1945 | compatible = "starfive,jh7110-i2srx-master"; 1946 | reg = <0x00 0x100e0000 0x00 0x1000>; 1947 | clocks = <0x08 0x0c 0x08 0xaf 0x08 0xb0 0x08 0xb2 0x08 0xb3 0x08 0xb5 0x08 0x12 0x17>; 1948 | clock-names = "apb0\0i2srx_apb\0i2srx_bclk_mst\0i2srx_lrck_mst\0i2srx_bclk\0i2srx_lrck\0mclk\0mclk_ext"; 1949 | resets = <0x21 0x63 0x21 0x64>; 1950 | reset-names = "rst_apb_rx\0rst_bclk_rx"; 1951 | dmas = <0x3d 0x18 0x01>; 1952 | dma-names = "rx"; 1953 | starfive,sys-syscon = <0x1d 0x18 0x34>; 1954 | #sound-dai-cells = <0x00>; 1955 | status = "disabled"; 1956 | }; 1957 | 1958 | i2srx_3ch@100e0000 { 1959 | compatible = "starfive,jh7110-i2srx\0snps,designware-i2s"; 1960 | reg = <0x00 0x100e0000 0x00 0x1000>; 1961 | clocks = <0x08 0x0c 0x08 0xaf 0x08 0x10 0x08 0x11 0x08 0xb0 0x08 0xb2 0x08 0xb3 0x08 0xb5 0x08 0x12 0x17 0x14 0x15>; 1962 | clock-names = "apb0\03ch-apb\0audioroot\0mclk-inner\0bclk_mst\03ch-lrck\0rx-bclk\0rx-lrck\0mclk\0mclk_ext\0bclk-ext\0lrck-ext"; 1963 | resets = <0x21 0x63 0x21 0x64>; 1964 | dmas = <0x3d 0x18 0x01>; 1965 | dma-names = "rx"; 1966 | starfive,sys-syscon = <0x1d 0x18 0x34>; 1967 | #sound-dai-cells = <0x00>; 1968 | status = "disabled"; 1969 | pinctrl-names = "default"; 1970 | pinctrl-0 = <0x3f 0x40>; 1971 | }; 1972 | 1973 | i2stx_4ch0@120b0000 { 1974 | compatible = "starfive,jh7110-i2stx-4ch0\0snps,designware-i2s"; 1975 | reg = <0x00 0x120b0000 0x00 0x1000>; 1976 | clocks = <0x08 0x11 0x08 0xa2 0x08 0xa4 0x08 0x12 0x08 0xa5 0x08 0xa7 0x08 0xa1 0x17>; 1977 | clock-names = "inner\0bclk-mst\0lrck-mst\0mclk\0bclk0\0lrck0\0i2s_apb\0mclk_ext"; 1978 | resets = <0x21 0x65 0x21 0x66>; 1979 | reset-names = "rst_apb\0rst_bclk"; 1980 | dmas = <0x3d 0x2f 0x01>; 1981 | dma-names = "tx"; 1982 | #sound-dai-cells = <0x00>; 1983 | status = "okay"; 1984 | pinctrl-names = "default"; 1985 | pinctrl-0 = <0x41>; 1986 | phandle = <0x5c>; 1987 | }; 1988 | 1989 | i2stx_4ch1@120c0000 { 1990 | compatible = "starfive,jh7110-i2stx-4ch1\0snps,designware-i2s"; 1991 | reg = <0x00 0x120c0000 0x00 0x1000>; 1992 | clocks = <0x08 0x10 0x08 0x11 0x08 0xa9 0x08 0xab 0x08 0x12 0x08 0xac 0x08 0xae 0x08 0x13 0x08 0x0c 0x08 0xa8 0x17 0x12 0x13>; 1993 | clock-names = "audroot\0mclk_inner\0bclk_mst\0lrck_mst\0mclk\04chbclk\04chlrck\0mclk_out\0apb0\0clk_apb\0mclk_ext\0bclk_ext\0lrck_ext"; 1994 | resets = <0x21 0x67 0x21 0x68>; 1995 | dmas = <0x3d 0x30 0x01>; 1996 | dma-names = "tx"; 1997 | #sound-dai-cells = <0x00>; 1998 | status = "disabled"; 1999 | pinctrl-names = "default"; 2000 | pinctrl-0 = <0x42>; 2001 | }; 2002 | 2003 | pwm@120d0000 { 2004 | compatible = "starfive,jh7110-pwm"; 2005 | reg = <0x00 0x120d0000 0x00 0x10000>; 2006 | reg-names = "control"; 2007 | clocks = <0x08 0x79>; 2008 | resets = <0x21 0x6c>; 2009 | starfive,approx-freq = <0x1e8480>; 2010 | #pwm-cells = <0x03>; 2011 | starfive,npwm = <0x08>; 2012 | status = "okay"; 2013 | pinctrl-names = "default"; 2014 | pinctrl-0 = <0x43>; 2015 | }; 2016 | 2017 | spdif_transmitter { 2018 | compatible = "linux,spdif-dit"; 2019 | #sound-dai-cells = <0x00>; 2020 | status = "disabled"; 2021 | }; 2022 | 2023 | pwmdac-transmitter { 2024 | compatible = "starfive,jh7110-pwmdac-dit"; 2025 | #sound-dai-cells = <0x00>; 2026 | status = "okay"; 2027 | phandle = <0x60>; 2028 | }; 2029 | 2030 | dmic_codec { 2031 | compatible = "dmic-codec"; 2032 | #sound-dai-cells = <0x00>; 2033 | status = "disabled"; 2034 | }; 2035 | 2036 | spi@10060000 { 2037 | compatible = "arm,pl022\0arm,primecell"; 2038 | reg = <0x00 0x10060000 0x00 0x10000>; 2039 | clocks = <0x08 0x83>; 2040 | clock-names = "apb_pclk"; 2041 | resets = <0x21 0x45>; 2042 | reset-names = "rst_apb"; 2043 | interrupts = <0x26>; 2044 | arm,primecell-periphid = <0x41022>; 2045 | num-cs = <0x01>; 2046 | #address-cells = <0x01>; 2047 | #size-cells = <0x00>; 2048 | status = "okay"; 2049 | pinctrl-names = "default"; 2050 | pinctrl-0 = <0x44>; 2051 | 2052 | spi@0 { 2053 | compatible = "rohm,dh2228fv"; 2054 | pl022,com-mode = <0x01>; 2055 | spi-max-frequency = <0x989680>; 2056 | reg = <0x00>; 2057 | status = "okay"; 2058 | }; 2059 | }; 2060 | 2061 | spi@10070000 { 2062 | compatible = "arm,pl022\0arm,primecell"; 2063 | reg = <0x00 0x10070000 0x00 0x10000>; 2064 | clocks = <0x08 0x84>; 2065 | clock-names = "apb_pclk"; 2066 | resets = <0x21 0x46>; 2067 | reset-names = "rst_apb"; 2068 | interrupts = <0x27>; 2069 | arm,primecell-periphid = <0x41022>; 2070 | num-cs = <0x01>; 2071 | #address-cells = <0x01>; 2072 | #size-cells = <0x00>; 2073 | status = "disabled"; 2074 | }; 2075 | 2076 | spi@10080000 { 2077 | compatible = "arm,pl022\0arm,primecell"; 2078 | reg = <0x00 0x10080000 0x00 0x10000>; 2079 | clocks = <0x08 0x85>; 2080 | clock-names = "apb_pclk"; 2081 | resets = <0x21 0x47>; 2082 | reset-names = "rst_apb"; 2083 | interrupts = <0x28>; 2084 | arm,primecell-periphid = <0x41022>; 2085 | num-cs = <0x01>; 2086 | #address-cells = <0x01>; 2087 | #size-cells = <0x00>; 2088 | status = "disabled"; 2089 | }; 2090 | 2091 | spi@12070000 { 2092 | compatible = "arm,pl022\0arm,primecell"; 2093 | reg = <0x00 0x12070000 0x00 0x10000>; 2094 | clocks = <0x08 0x86>; 2095 | clock-names = "apb_pclk"; 2096 | resets = <0x21 0x48>; 2097 | reset-names = "rst_apb"; 2098 | interrupts = <0x34>; 2099 | arm,primecell-periphid = <0x41022>; 2100 | num-cs = <0x01>; 2101 | #address-cells = <0x01>; 2102 | #size-cells = <0x00>; 2103 | status = "disabled"; 2104 | }; 2105 | 2106 | spi@12080000 { 2107 | compatible = "arm,pl022\0arm,primecell"; 2108 | reg = <0x00 0x12080000 0x00 0x10000>; 2109 | clocks = <0x08 0x87>; 2110 | clock-names = "apb_pclk"; 2111 | resets = <0x21 0x49>; 2112 | reset-names = "rst_apb"; 2113 | interrupts = <0x35>; 2114 | arm,primecell-periphid = <0x41022>; 2115 | num-cs = <0x01>; 2116 | #address-cells = <0x01>; 2117 | #size-cells = <0x00>; 2118 | status = "disabled"; 2119 | }; 2120 | 2121 | spi@12090000 { 2122 | compatible = "arm,pl022\0arm,primecell"; 2123 | reg = <0x00 0x12090000 0x00 0x10000>; 2124 | clocks = <0x08 0x88>; 2125 | clock-names = "apb_pclk"; 2126 | resets = <0x21 0x4a>; 2127 | reset-names = "rst_apb"; 2128 | interrupts = <0x36>; 2129 | arm,primecell-periphid = <0x41022>; 2130 | num-cs = <0x01>; 2131 | #address-cells = <0x01>; 2132 | #size-cells = <0x00>; 2133 | status = "disabled"; 2134 | }; 2135 | 2136 | spi@120A0000 { 2137 | compatible = "arm,pl022\0arm,primecell"; 2138 | reg = <0x00 0x120a0000 0x00 0x10000>; 2139 | clocks = <0x08 0x89>; 2140 | clock-names = "apb_pclk"; 2141 | resets = <0x21 0x4b>; 2142 | reset-names = "rst_apb"; 2143 | interrupts = <0x37>; 2144 | arm,primecell-periphid = <0x41022>; 2145 | num-cs = <0x01>; 2146 | #address-cells = <0x01>; 2147 | #size-cells = <0x00>; 2148 | status = "disabled"; 2149 | }; 2150 | 2151 | pcie@2B000000 { 2152 | compatible = "starfive,jh7110-pcie\0plda,pci-xpressrich3-axi"; 2153 | #address-cells = <0x03>; 2154 | #size-cells = <0x02>; 2155 | #interrupt-cells = <0x01>; 2156 | reg = <0x00 0x2b000000 0x00 0x1000000 0x09 0x40000000 0x00 0x10000000>; 2157 | reg-names = "reg\0config"; 2158 | device_type = "pci"; 2159 | starfive,stg-syscon = <0x23 0xc0 0xc4 0x130 0x1b8>; 2160 | starfive,phyctrl = <0x45 0x28 0x80>; 2161 | bus-range = <0x00 0xff>; 2162 | ranges = <0x82000000 0x00 0x30000000 0x00 0x30000000 0x00 0x8000000 0xc3000000 0x09 0x00 0x09 0x00 0x00 0x40000000>; 2163 | msi-parent = <0x09>; 2164 | interrupts = <0x38>; 2165 | interrupt-controller; 2166 | interrupt-names = "msi"; 2167 | interrupt-parent = <0x09>; 2168 | interrupt-map-mask = <0x00 0x00 0x00 0x07>; 2169 | interrupt-map = <0x00 0x00 0x00 0x01 0x09 0x01 0x00 0x00 0x00 0x02 0x09 0x02 0x00 0x00 0x00 0x03 0x09 0x03 0x00 0x00 0x00 0x04 0x09 0x04>; 2170 | resets = <0x21 0x8b 0x21 0x8c 0x21 0x8d 0x21 0x8e 0x21 0x8f 0x21 0x90>; 2171 | reset-names = "rst_mst0\0rst_slv0\0rst_slv\0rst_brg\0rst_core\0rst_apb"; 2172 | clocks = <0x08 0x60 0x08 0xc8 0x08 0xc6 0x08 0xc7>; 2173 | clock-names = "noc\0tl\0axi_mst0\0apb"; 2174 | status = "okay"; 2175 | pinctrl-names = "default"; 2176 | pinctrl-0 = <0x46 0x47>; 2177 | reset-gpios = <0x2c 0x1a 0x01>; 2178 | }; 2179 | 2180 | pcie@2C000000 { 2181 | compatible = "starfive,jh7110-pcie\0plda,pci-xpressrich3-axi"; 2182 | #address-cells = <0x03>; 2183 | #size-cells = <0x02>; 2184 | #interrupt-cells = <0x01>; 2185 | reg = <0x00 0x2c000000 0x00 0x1000000 0x09 0xc0000000 0x00 0x10000000>; 2186 | reg-names = "reg\0config"; 2187 | device_type = "pci"; 2188 | starfive,stg-syscon = <0x23 0x270 0x274 0x2e0 0x368>; 2189 | starfive,phyctrl = <0x48 0x28 0x80>; 2190 | bus-range = <0x00 0xff>; 2191 | ranges = <0x82000000 0x00 0x38000000 0x00 0x38000000 0x00 0x8000000 0xc3000000 0x09 0x80000000 0x09 0x80000000 0x00 0x40000000>; 2192 | msi-parent = <0x09>; 2193 | interrupts = <0x39>; 2194 | interrupt-controller; 2195 | interrupt-names = "msi"; 2196 | interrupt-parent = <0x09>; 2197 | interrupt-map-mask = <0x00 0x00 0x00 0x07>; 2198 | interrupt-map = <0x00 0x00 0x00 0x01 0x09 0x01 0x00 0x00 0x00 0x02 0x09 0x02 0x00 0x00 0x00 0x03 0x09 0x03 0x00 0x00 0x00 0x04 0x09 0x04>; 2199 | resets = <0x21 0x91 0x21 0x92 0x21 0x93 0x21 0x94 0x21 0x95 0x21 0x96>; 2200 | reset-names = "rst_mst0\0rst_slv0\0rst_slv\0rst_brg\0rst_core\0rst_apb"; 2201 | clocks = <0x08 0x60 0x08 0xcb 0x08 0xc9 0x08 0xca>; 2202 | clock-names = "noc\0tl\0axi_mst0\0apb"; 2203 | status = "okay"; 2204 | pinctrl-names = "default"; 2205 | pinctrl-0 = <0x49 0x4a>; 2206 | reset-gpios = <0x2c 0x1c 0x01>; 2207 | }; 2208 | 2209 | mailbox@0 { 2210 | compatible = "starfive,mail_box"; 2211 | reg = <0x00 0x13060000 0x00 0x1000>; 2212 | clocks = <0x08 0x71>; 2213 | clock-names = "clk_apb"; 2214 | resets = <0x21 0x44>; 2215 | reset-names = "mbx_rre"; 2216 | interrupts = <0x1a 0x1b>; 2217 | #mbox-cells = <0x02>; 2218 | status = "okay"; 2219 | phandle = <0x4b>; 2220 | }; 2221 | 2222 | mailbox_client@0 { 2223 | compatible = "starfive,mailbox-test"; 2224 | mbox-names = "rx\0tx"; 2225 | mboxes = <0x4b 0x00 0x01 0x4b 0x01 0x00>; 2226 | status = "okay"; 2227 | }; 2228 | 2229 | display-subsystem { 2230 | compatible = "starfive,jh7110-display\0verisilicon,display-subsystem"; 2231 | ports = <0x4c>; 2232 | status = "okay"; 2233 | }; 2234 | 2235 | dssctrl@295B0000 { 2236 | compatible = "starfive,jh7110-dssctrl\0verisilicon,dss-ctrl\0syscon"; 2237 | reg = <0x00 0x295b0000 0x00 0x90>; 2238 | phandle = <0x4d>; 2239 | }; 2240 | 2241 | tda988x_pin { 2242 | compatible = "starfive,tda998x_rgb_pin"; 2243 | status = "disabled"; 2244 | }; 2245 | 2246 | rgb-output { 2247 | compatible = "starfive,jh7110-rgb_output\0verisilicon,rgb-encoder"; 2248 | status = "disabled"; 2249 | 2250 | ports { 2251 | #address-cells = <0x01>; 2252 | #size-cells = <0x00>; 2253 | 2254 | port@0 { 2255 | #address-cells = <0x01>; 2256 | #size-cells = <0x00>; 2257 | reg = <0x00>; 2258 | 2259 | endpoint@0 { 2260 | reg = <0x00>; 2261 | remote-endpoint = <0x4c>; 2262 | phandle = <0x4f>; 2263 | }; 2264 | }; 2265 | }; 2266 | }; 2267 | 2268 | dc8200@29400000 { 2269 | compatible = "starfive,jh7110-dc8200\0verisilicon,dc8200"; 2270 | verisilicon,dss-syscon = <0x4d>; 2271 | reg = <0x00 0x29400000 0x00 0x100 0x00 0x29400800 0x00 0x2000 0x00 0x17030000 0x00 0x1000>; 2272 | interrupts = <0x5f>; 2273 | status = "okay"; 2274 | clocks = <0x08 0x3c 0x08 0x3a 0x08 0x3e 0x08 0x3d 0x4e 0x07 0x4e 0x08 0x4e 0x04 0x4e 0x05 0x4e 0x06 0x08 0x3e 0x4e 0x09 0x1e 0x4e 0x01 0x4e 0x27 0x4e 0x28>; 2275 | clock-names = "noc_disp\0vout_src\0top_vout_axi\0top_vout_ahb\0pix_clk\0vout_pix1\0axi_clk\0core_clk\0vout_ahb\0vout_top_axi\0vout_top_lcd\0hdmitx0_pixelclk\0dc8200_pix0\0dc8200_pix0_out\0dc8200_pix1_out"; 2276 | resets = <0x21 0x2b 0x21 0xe0 0x21 0xe1 0x21 0xe2 0x21 0x1a>; 2277 | reset-names = "rst_vout_src\0rst_axi\0rst_ahb\0rst_core\0rst_noc_disp"; 2278 | 2279 | port { 2280 | #address-cells = <0x01>; 2281 | #size-cells = <0x00>; 2282 | 2283 | endpoint@0 { 2284 | reg = <0x00>; 2285 | remote-endpoint = <0x4f>; 2286 | phandle = <0x4c>; 2287 | }; 2288 | 2289 | endpoint@1 { 2290 | reg = <0x01>; 2291 | remote-endpoint = <0x50>; 2292 | phandle = <0x5a>; 2293 | }; 2294 | 2295 | endpoint@2 { 2296 | reg = <0x02>; 2297 | remote-endpoint = <0x51>; 2298 | phandle = <0x52>; 2299 | }; 2300 | }; 2301 | }; 2302 | 2303 | dsi-output { 2304 | compatible = "starfive,jh7110-display-encoder\0verisilicon,dsi-encoder"; 2305 | status = "okay"; 2306 | 2307 | ports { 2308 | #address-cells = <0x01>; 2309 | #size-cells = <0x00>; 2310 | 2311 | port@0 { 2312 | reg = <0x00>; 2313 | 2314 | endpoint { 2315 | remote-endpoint = <0x52>; 2316 | phandle = <0x51>; 2317 | }; 2318 | }; 2319 | 2320 | port@1 { 2321 | reg = <0x01>; 2322 | 2323 | endpoint { 2324 | remote-endpoint = <0x53>; 2325 | phandle = <0x58>; 2326 | }; 2327 | }; 2328 | }; 2329 | }; 2330 | 2331 | mipi-dphy@295e0000 { 2332 | compatible = "starfive,jh7110-mipi-dphy-tx\0m31,mipi-dphy-tx"; 2333 | reg = <0x00 0x295e0000 0x00 0x10000>; 2334 | clocks = <0x4e 0x0e>; 2335 | clock-names = "dphy_txesc"; 2336 | resets = <0x21 0xea 0x21 0xeb>; 2337 | reset-names = "dphy_sys\0dphy_txbytehs"; 2338 | #phy-cells = <0x00>; 2339 | status = "okay"; 2340 | phandle = <0x54>; 2341 | }; 2342 | 2343 | mipi@295d0000 { 2344 | compatible = "starfive,jh7110-mipi_dsi\0cdns,dsi"; 2345 | reg = <0x00 0x295d0000 0x00 0x10000>; 2346 | interrupts = <0x62>; 2347 | reg-names = "dsi"; 2348 | clocks = <0x4e 0x0b 0x4e 0x0a 0x4e 0x0d 0x4e 0x0c>; 2349 | clock-names = "sys\0apb\0txesc\0dpi"; 2350 | resets = <0x21 0xe3 0x21 0xe4 0x21 0xe5 0x21 0xe6 0x21 0xe7 0x21 0xe8>; 2351 | reset-names = "dsi_dpi\0dsi_apb\0dsi_rxesc\0dsi_sys\0dsi_txbytehs\0dsi_txesc"; 2352 | phys = <0x54>; 2353 | phy-names = "dphy"; 2354 | status = "okay"; 2355 | 2356 | ports { 2357 | #address-cells = <0x01>; 2358 | #size-cells = <0x00>; 2359 | 2360 | port@0 { 2361 | reg = <0x00>; 2362 | #address-cells = <0x01>; 2363 | #size-cells = <0x00>; 2364 | 2365 | endpoint@0 { 2366 | reg = <0x00>; 2367 | remote-endpoint = <0x55>; 2368 | phandle = <0x2b>; 2369 | }; 2370 | 2371 | endpoint@1 { 2372 | reg = <0x01>; 2373 | remote-endpoint = <0x56>; 2374 | phandle = <0x2d>; 2375 | }; 2376 | 2377 | endpoint@2 { 2378 | reg = <0x02>; 2379 | remote-endpoint = <0x57>; 2380 | phandle = <0x2e>; 2381 | }; 2382 | }; 2383 | 2384 | port@1 { 2385 | reg = <0x01>; 2386 | 2387 | endpoint { 2388 | remote-endpoint = <0x58>; 2389 | phandle = <0x53>; 2390 | }; 2391 | }; 2392 | }; 2393 | }; 2394 | 2395 | hdmi@29590000 { 2396 | compatible = "starfive,jh7110-hdmi\0inno,hdmi"; 2397 | reg = <0x00 0x29590000 0x00 0x4000>; 2398 | interrupts = <0x63>; 2399 | status = "okay"; 2400 | clocks = <0x4e 0x11 0x4e 0x0f 0x4e 0x10 0x1e>; 2401 | clock-names = "sysclk\0mclk\0bclk\0pclk"; 2402 | resets = <0x21 0xe9>; 2403 | reset-names = "hdmi_tx"; 2404 | #sound-dai-cells = <0x00>; 2405 | pinctrl-names = "default"; 2406 | pinctrl-0 = <0x59>; 2407 | hpd-gpio = <0x2c 0x0f 0x00>; 2408 | phandle = <0x5d>; 2409 | 2410 | port { 2411 | #address-cells = <0x01>; 2412 | #size-cells = <0x00>; 2413 | 2414 | endpoint@0 { 2415 | reg = <0x00>; 2416 | remote-endpoint = <0x5a>; 2417 | phandle = <0x50>; 2418 | }; 2419 | }; 2420 | }; 2421 | 2422 | snd-card0 { 2423 | compatible = "simple-audio-card"; 2424 | simple-audio-card,name = "Starfive-AC108-Sound-Card"; 2425 | #address-cells = <0x01>; 2426 | #size-cells = <0x00>; 2427 | }; 2428 | 2429 | snd-card1 { 2430 | compatible = "simple-audio-card"; 2431 | simple-audio-card,name = "Starfive-HDMI-Sound-Card"; 2432 | #address-cells = <0x01>; 2433 | #size-cells = <0x00>; 2434 | 2435 | simple-audio-card,dai-link@0 { 2436 | reg = <0x00>; 2437 | format = "i2s"; 2438 | bitclock-master = <0x5b>; 2439 | frame-master = <0x5b>; 2440 | mclk-fs = <0x100>; 2441 | status = "okay"; 2442 | 2443 | cpu { 2444 | sound-dai = <0x5c>; 2445 | phandle = <0x5b>; 2446 | }; 2447 | 2448 | codec { 2449 | sound-dai = <0x5d>; 2450 | }; 2451 | }; 2452 | }; 2453 | 2454 | snd-card2 { 2455 | compatible = "simple-audio-card"; 2456 | simple-audio-card,name = "Starfive-PDM-Sound-Card"; 2457 | #address-cells = <0x01>; 2458 | #size-cells = <0x00>; 2459 | }; 2460 | 2461 | snd-card3 { 2462 | compatible = "simple-audio-card"; 2463 | simple-audio-card,name = "Starfive-PWMDAC-Sound-Card"; 2464 | #address-cells = <0x01>; 2465 | #size-cells = <0x00>; 2466 | 2467 | simple-audio-card,dai-link@0 { 2468 | reg = <0x00>; 2469 | format = "left_j"; 2470 | bitclock-master = <0x5e>; 2471 | frame-master = <0x5e>; 2472 | status = "okay"; 2473 | 2474 | cpu { 2475 | sound-dai = <0x5f>; 2476 | phandle = <0x5e>; 2477 | }; 2478 | 2479 | codec { 2480 | sound-dai = <0x60>; 2481 | }; 2482 | }; 2483 | }; 2484 | 2485 | snd-card4 { 2486 | compatible = "simple-audio-card"; 2487 | simple-audio-card,name = "Starfive-SPDIF-Sound-Card"; 2488 | #address-cells = <0x01>; 2489 | #size-cells = <0x00>; 2490 | }; 2491 | 2492 | snd-card5 { 2493 | compatible = "simple-audio-card"; 2494 | simple-audio-card,name = "Starfive-TDM-Sound-Card"; 2495 | #address-cells = <0x01>; 2496 | #size-cells = <0x00>; 2497 | }; 2498 | 2499 | snd-card6 { 2500 | compatible = "simple-audio-card"; 2501 | simple-audio-card,name = "Starfive-WM8960-Sound-Card"; 2502 | #address-cells = <0x01>; 2503 | #size-cells = <0x00>; 2504 | }; 2505 | 2506 | e24@0 { 2507 | compatible = "starfive,e24"; 2508 | reg = <0x00 0xc0110000 0x00 0x1000 0x00 0xc0111000 0x00 0x1f000>; 2509 | reg-names = "ecmd\0espace"; 2510 | clocks = <0x08 0xd6 0x08 0xd7 0x08 0xd8>; 2511 | clock-names = "clk_rtc\0clk_core\0clk_dbg"; 2512 | resets = <0x21 0x84>; 2513 | reset-names = "e24_core"; 2514 | starfive,stg-syscon = <0x23>; 2515 | interrupt-parent = <0x09>; 2516 | firmware-name = "e24_elf"; 2517 | irq-mode = <0x01>; 2518 | mbox-names = "tx\0rx"; 2519 | mboxes = <0x4b 0x00 0x02 0x4b 0x02 0x00>; 2520 | #address-cells = <0x01>; 2521 | #size-cells = <0x01>; 2522 | ranges = <0xc0000000 0x00 0xc0000000 0x200000>; 2523 | status = "okay"; 2524 | 2525 | dsp@0 { 2526 | }; 2527 | }; 2528 | 2529 | xrp@0 { 2530 | compatible = "cdns,xrp"; 2531 | reg = <0x00 0x10230000 0x00 0x10000 0x00 0x10240000 0x00 0x10000>; 2532 | memory-region = <0x61>; 2533 | clocks = <0x08 0xbe>; 2534 | clock-names = "core_clk"; 2535 | resets = <0x21 0x81 0x21 0x82>; 2536 | reset-names = "rst_core\0rst_axi"; 2537 | starfive,stg-syscon = <0x23>; 2538 | firmware-name = "hifi4_elf"; 2539 | #address-cells = <0x01>; 2540 | #size-cells = <0x01>; 2541 | ranges = <0x40000000 0x00 0x20000000 0x40000 0xf0000000 0x00 0xf0000000 0x3000000>; 2542 | status = "okay"; 2543 | 2544 | dsp@0 { 2545 | }; 2546 | }; 2547 | 2548 | starfive,jh7110-cpufreq { 2549 | compatible = "starfive,jh7110-cpufreq"; 2550 | clocks = <0x08 0x01>; 2551 | clock-names = "cpu_clk"; 2552 | }; 2553 | }; 2554 | 2555 | aliases { 2556 | spi0 = "/soc/spi@13010000"; 2557 | gpio0 = "/soc/gpio@13040000"; 2558 | ethernet0 = "/soc/ethernet@16030000"; 2559 | ethernet1 = "/soc/ethernet@16040000"; 2560 | mmc0 = "/soc/sdio0@16010000"; 2561 | mmc1 = "/soc/sdio1@16020000"; 2562 | serial0 = "/soc/serial@10000000"; 2563 | serial3 = "/soc/serial@12000000"; 2564 | i2c0 = "/soc/i2c@10030000"; 2565 | i2c1 = "/soc/i2c@10040000"; 2566 | i2c2 = "/soc/i2c@10050000"; 2567 | i2c3 = "/soc/i2c@12030000"; 2568 | i2c4 = "/soc/i2c@12040000"; 2569 | i2c5 = "/soc/i2c@12050000"; 2570 | i2c6 = "/soc/i2c@12060000"; 2571 | }; 2572 | 2573 | chosen { 2574 | linux,initrd-start = <0x00 0x46100000>; 2575 | linux,initrd-end = <0x00 0x4c000000>; 2576 | stdout-path = "serial0:115200"; 2577 | #bootargs = "debug console=ttyS0 rootwait"; 2578 | }; 2579 | 2580 | memory@40000000 { 2581 | device_type = "memory"; 2582 | reg = <0x00 0x40000000 0x01 0x00>; 2583 | }; 2584 | 2585 | reserved-memory { 2586 | #address-cells = <0x02>; 2587 | #size-cells = <0x02>; 2588 | ranges; 2589 | 2590 | linux,cma { 2591 | compatible = "shared-dma-pool"; 2592 | reusable; 2593 | size = <0x00 0x20000000>; 2594 | alignment = <0x00 0x1000>; 2595 | alloc-ranges = <0x00 0x80000000 0x00 0x20000000>; 2596 | linux,cma-default; 2597 | }; 2598 | 2599 | e24@c0000000 { 2600 | no-map; 2601 | reg = <0x00 0xc0110000 0x00 0xf0000>; 2602 | }; 2603 | 2604 | xrpbuffer@f0000000 { 2605 | reg = <0x00 0xf0000000 0x00 0x1ffffff 0x00 0xf2000000 0x00 0x1000 0x00 0xf2001000 0x00 0xfff000 0x00 0xf3000000 0x00 0x1000>; 2606 | phandle = <0x61>; 2607 | }; 2608 | }; 2609 | 2610 | leds { 2611 | compatible = "gpio-leds"; 2612 | 2613 | led-ack { 2614 | gpios = <0x62 0x03 0x00>; 2615 | color = <0x02>; 2616 | function = "heartbeat"; 2617 | linux,default-trigger = "heartbeat"; 2618 | label = "ack"; 2619 | }; 2620 | }; 2621 | 2622 | gpio-restart { 2623 | compatible = "gpio-restart"; 2624 | gpios = <0x2c 0x23 0x00>; 2625 | priority = <0xa0>; 2626 | }; 2627 | }; 2628 | -------------------------------------------------------------------------------- /nuttx.its: -------------------------------------------------------------------------------- 1 | /dts-v1/; 2 | 3 | / { 4 | description = "NuttX FIT image"; 5 | #address-cells = <2>; 6 | 7 | images { 8 | vmlinux { 9 | description = "vmlinux"; 10 | data = /incbin/("./nuttx.bin"); 11 | type = "kernel"; 12 | arch = "riscv"; 13 | os = "linux"; 14 | load = <0x0 0x40200000>; 15 | entry = <0x0 0x40200000>; 16 | compression = "none"; 17 | }; 18 | 19 | ramdisk { 20 | description = "buildroot initramfs"; 21 | data = /incbin/("./initrd"); 22 | type = "ramdisk"; 23 | arch = "riscv"; 24 | os = "linux"; 25 | load = <0x0 0x46100000>; 26 | compression = "none"; 27 | hash-1 { 28 | algo = "sha256"; 29 | }; 30 | }; 31 | 32 | fdt { 33 | data = /incbin/("./jh7110-visionfive-v2.dtb"); 34 | type = "flat_dt"; 35 | arch = "riscv"; 36 | load = <0x0 0x46000000>; 37 | compression = "none"; 38 | hash-1 { 39 | algo = "sha256"; 40 | }; 41 | }; 42 | }; 43 | 44 | configurations { 45 | default = "nuttx"; 46 | 47 | nuttx { 48 | description = "NuttX"; 49 | kernel = "vmlinux"; 50 | fdt = "fdt"; 51 | loadables = "ramdisk"; 52 | }; 53 | }; 54 | }; 55 | -------------------------------------------------------------------------------- /panel-er88577b.c: -------------------------------------------------------------------------------- 1 | // SPDX-License-Identifier: GPL-2.0+ 2 | /* 3 | * Copyright (c) 2019 Radxa Limited 4 | * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd. 5 | * 6 | * Author: 7 | * - Jagan Teki 8 | * - Stephen Chen 9 | */ 10 | 11 | #include 12 | #include 13 | #include 14 | #include 15 | 16 | #include 17 | #include 18 | #include 19 | #include 20 | #include 21 | 22 | #include 23 | #include 24 | #include 25 | #include 26 | #include 27 | #include 28 | #include 29 | #include