├── Python ├── g_blue ├── g_green ├── g_red ├── hdr.py ├── name └── uart.py ├── README.md └── rtl ├── async_fifo.v ├── camera_capture.v ├── camera_config.v ├── camera_store.nv ├── camera_store.v ├── div_32bit_4fp.v ├── div_36bit.v ├── exp_lut.v ├── fifo.v ├── g_blue.v ├── g_green.v ├── g_red.v ├── hdr.v ├── hdr_store.v ├── image_generator.v ├── ov7670_config.v ├── ov7670_rom.v ├── pixel_buffer.v ├── request_handler.nv ├── request_handler.v ├── row_buffer.v ├── row_buffer_vga.nv ├── row_buffer_vga.v ├── sccb.v ├── sync.v ├── tone_map.v ├── top_level.v ├── uart.v ├── uart_controller.v ├── vga_controller.v ├── w_five.v └── w_six.v /Python/g_blue: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/Python/g_blue -------------------------------------------------------------------------------- /Python/g_green: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/Python/g_green -------------------------------------------------------------------------------- /Python/g_red: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/Python/g_red -------------------------------------------------------------------------------- /Python/hdr.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/Python/hdr.py -------------------------------------------------------------------------------- /Python/name: -------------------------------------------------------------------------------- 1 | 1 2 | -------------------------------------------------------------------------------- /Python/uart.py: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/Python/uart.py -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/README.md -------------------------------------------------------------------------------- /rtl/async_fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/async_fifo.v -------------------------------------------------------------------------------- /rtl/camera_capture.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/camera_capture.v -------------------------------------------------------------------------------- /rtl/camera_config.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/camera_config.v -------------------------------------------------------------------------------- /rtl/camera_store.nv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/camera_store.nv -------------------------------------------------------------------------------- /rtl/camera_store.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/camera_store.v -------------------------------------------------------------------------------- /rtl/div_32bit_4fp.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/div_32bit_4fp.v -------------------------------------------------------------------------------- /rtl/div_36bit.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/div_36bit.v -------------------------------------------------------------------------------- /rtl/exp_lut.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/exp_lut.v -------------------------------------------------------------------------------- /rtl/fifo.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/fifo.v -------------------------------------------------------------------------------- /rtl/g_blue.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/g_blue.v -------------------------------------------------------------------------------- /rtl/g_green.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/g_green.v -------------------------------------------------------------------------------- /rtl/g_red.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/g_red.v -------------------------------------------------------------------------------- /rtl/hdr.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/hdr.v -------------------------------------------------------------------------------- /rtl/hdr_store.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/hdr_store.v -------------------------------------------------------------------------------- /rtl/image_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/image_generator.v -------------------------------------------------------------------------------- /rtl/ov7670_config.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/ov7670_config.v -------------------------------------------------------------------------------- /rtl/ov7670_rom.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/ov7670_rom.v -------------------------------------------------------------------------------- /rtl/pixel_buffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/pixel_buffer.v -------------------------------------------------------------------------------- /rtl/request_handler.nv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/request_handler.nv -------------------------------------------------------------------------------- /rtl/request_handler.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/request_handler.v -------------------------------------------------------------------------------- /rtl/row_buffer.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/row_buffer.v -------------------------------------------------------------------------------- /rtl/row_buffer_vga.nv: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/row_buffer_vga.nv -------------------------------------------------------------------------------- /rtl/row_buffer_vga.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/row_buffer_vga.v -------------------------------------------------------------------------------- /rtl/sccb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/sccb.v -------------------------------------------------------------------------------- /rtl/sync.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/sync.v -------------------------------------------------------------------------------- /rtl/tone_map.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/tone_map.v -------------------------------------------------------------------------------- /rtl/top_level.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/top_level.v -------------------------------------------------------------------------------- /rtl/uart.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/uart.v -------------------------------------------------------------------------------- /rtl/uart_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/uart_controller.v -------------------------------------------------------------------------------- /rtl/vga_controller.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/vga_controller.v -------------------------------------------------------------------------------- /rtl/w_five.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/w_five.v -------------------------------------------------------------------------------- /rtl/w_six.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/markos-stefanidis/FPGA-Based-HDR-algorithm/HEAD/rtl/w_six.v --------------------------------------------------------------------------------