├── LICENSE ├── README.md ├── doc └── SAF_FPU.pdf └── src ├── FMADD_Add_Post_Normalization.v ├── FMADD_Exponent_Matching.v ├── FMADD_Mul_Post_Normalization.v ├── FMADD_Top_Single_Cycle.v ├── FMADD_exponent_addition.v ├── FMADD_extender.v ├── FMADD_mantissa_addition.v ├── FMADD_mantissa_generator.v ├── FMADD_mantissa_multiplication.v ├── FMADD_rounding_block_Addition.v ├── FMADD_rounding_block_Multiplication.v ├── FPU_F2I.v ├── FPU_Fclass.v ├── FPU_Input_Validation.v ├── FPU_Top_Single_Cycle.v ├── FPU_comparison.v ├── FPU_move.v ├── FPU_sign_injection.v ├── I2F_main.v ├── LZD_MAIN_64.v ├── LZD_comb.v ├── LZD_layer0.v ├── LZD_layer1.v ├── LZD_layer2.v ├── LZD_layer3.v ├── LZD_layer4.v ├── LZD_main_32.v └── LZD_mux.v /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/README.md -------------------------------------------------------------------------------- /doc/SAF_FPU.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/doc/SAF_FPU.pdf -------------------------------------------------------------------------------- /src/FMADD_Add_Post_Normalization.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_Add_Post_Normalization.v -------------------------------------------------------------------------------- /src/FMADD_Exponent_Matching.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_Exponent_Matching.v -------------------------------------------------------------------------------- /src/FMADD_Mul_Post_Normalization.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_Mul_Post_Normalization.v -------------------------------------------------------------------------------- /src/FMADD_Top_Single_Cycle.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_Top_Single_Cycle.v -------------------------------------------------------------------------------- /src/FMADD_exponent_addition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_exponent_addition.v -------------------------------------------------------------------------------- /src/FMADD_extender.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_extender.v -------------------------------------------------------------------------------- /src/FMADD_mantissa_addition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_mantissa_addition.v -------------------------------------------------------------------------------- /src/FMADD_mantissa_generator.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_mantissa_generator.v -------------------------------------------------------------------------------- /src/FMADD_mantissa_multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_mantissa_multiplication.v -------------------------------------------------------------------------------- /src/FMADD_rounding_block_Addition.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_rounding_block_Addition.v -------------------------------------------------------------------------------- /src/FMADD_rounding_block_Multiplication.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FMADD_rounding_block_Multiplication.v -------------------------------------------------------------------------------- /src/FPU_F2I.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_F2I.v -------------------------------------------------------------------------------- /src/FPU_Fclass.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_Fclass.v -------------------------------------------------------------------------------- /src/FPU_Input_Validation.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_Input_Validation.v -------------------------------------------------------------------------------- /src/FPU_Top_Single_Cycle.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_Top_Single_Cycle.v -------------------------------------------------------------------------------- /src/FPU_comparison.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_comparison.v -------------------------------------------------------------------------------- /src/FPU_move.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_move.v -------------------------------------------------------------------------------- /src/FPU_sign_injection.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/FPU_sign_injection.v -------------------------------------------------------------------------------- /src/I2F_main.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/I2F_main.v -------------------------------------------------------------------------------- /src/LZD_MAIN_64.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_MAIN_64.v -------------------------------------------------------------------------------- /src/LZD_comb.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_comb.v -------------------------------------------------------------------------------- /src/LZD_layer0.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_layer0.v -------------------------------------------------------------------------------- /src/LZD_layer1.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_layer1.v -------------------------------------------------------------------------------- /src/LZD_layer2.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_layer2.v -------------------------------------------------------------------------------- /src/LZD_layer3.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_layer3.v -------------------------------------------------------------------------------- /src/LZD_layer4.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_layer4.v -------------------------------------------------------------------------------- /src/LZD_main_32.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_main_32.v -------------------------------------------------------------------------------- /src/LZD_mux.v: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/merldsu/SAP_FPU/HEAD/src/LZD_mux.v --------------------------------------------------------------------------------