├── .github └── workflows │ └── static.yml ├── LICENSE ├── README.md ├── RULE.md ├── advanced └── README.md └── basic ├── .gitignore ├── .textlintrc ├── Makefile ├── README.md ├── Rakefile ├── catalog.yml ├── config-starter.yml ├── config.yml ├── contents ├── 00-preface.re ├── 00b-preface.re ├── 02-setup.re ├── 03-veryl.re ├── 04-impl-rv32i.re ├── 04a-zicsr.re ├── 04b-riscvtests.re ├── 05-impl-rv64i.re ├── 05a-pipeline.re ├── 05b-synth.re ├── 10-impl-m.re ├── 100-contribute.re ├── 11-impl-exception.re ├── 12-impl-mmio.re ├── 13-impl-a.re ├── 14-impl-c.re ├── 20-mmode-csr.re ├── 21-impl-interrupt.re ├── 22-umode-csr.re ├── 23-smode-csr.re ├── 24-impl-paging.re ├── 25-impl-plic.re ├── 26-run-linux.re ├── 99-postface.re ├── 99b-postface.re └── bib.re ├── css ├── normalize.css └── webstyle.css ├── data ├── terms.txt └── words.txt ├── images ├── 02-setup │ └── vscode-ext.png ├── 03-veryl │ ├── assign_wave.png │ ├── bitsel.png │ ├── downcounter.png │ ├── halfadder.png │ ├── halfadder_wave.json │ ├── packed_array.png │ ├── register_wave.json │ └── register_wave.png ├── 04-impl-rv32i │ ├── cpu-arch.png │ ├── fifo-flush.png │ ├── fifo.png │ └── riscv-inst-types.png ├── 04a-zicsr │ ├── ecall_enc.png │ ├── mret_enc.png │ └── mtvec.png ├── 05-impl-rv64i │ ├── addsubw.png │ ├── ldsd.png │ ├── lwu.png │ └── sllsrlsraw.png ├── 05a-pipeline │ ├── cpu-seino-houteisiki.png │ ├── datahazard.png │ ├── fifo_type.png │ ├── multicycle.png │ ├── pipeline.png │ ├── pipeline_fifo.png │ └── pipeline_reg.png ├── 05b-synth │ ├── gowin │ │ ├── added_files.png │ │ ├── configuration.png │ │ ├── created_project.png │ │ ├── new_cst_file.png │ │ ├── new_file.png │ │ ├── new_project.png │ │ ├── new_timing_file.png │ │ ├── open_configuration.png │ │ ├── process_tab.png │ │ ├── programmer.png │ │ ├── project_name.png │ │ ├── ram_error.png │ │ ├── select_cst.png │ │ ├── select_device.png │ │ ├── select_timing.png │ │ ├── source_add_files.png │ │ └── synth_success.png │ ├── ledreg_to_led.png │ ├── lut.png │ ├── pynq_z1.png │ ├── pynq_z1_gpio.png │ ├── pynq_z1_led.png │ ├── pynq_z1_test_led.jpg │ ├── tangmega138k.png │ ├── tangmega138k_led.jpg │ ├── tangnano9k_datasheet_led.png │ ├── tangnano9k_datasheet_ledpos.png │ ├── tangnano9k_led.jpg │ ├── tangnano9k_test_led.jpg │ ├── vivado_start.png │ └── xilinx │ │ ├── add │ │ ├── 0.png │ │ └── 1.png │ │ ├── bd │ │ ├── 0.png │ │ ├── 1.png │ │ ├── 10.png │ │ ├── 11.png │ │ ├── 12.png │ │ ├── 13.png │ │ ├── 14.png │ │ ├── 15.png │ │ ├── 16.png │ │ ├── 17.png │ │ ├── 2.png │ │ ├── 3.png │ │ ├── 4.png │ │ ├── 5.png │ │ ├── 6.png │ │ ├── 7.png │ │ ├── 8.png │ │ └── 9.png │ │ ├── pj │ │ ├── 0.png │ │ ├── 1.png │ │ ├── 2.png │ │ ├── 3.png │ │ ├── 4.png │ │ └── 5.png │ │ └── program │ │ ├── 0.png │ │ ├── 1.png │ │ ├── 2.png │ │ └── 3.png ├── 10-impl-m │ ├── 10-impl-m.drawio │ └── mul_process.png ├── 11-impl-exception │ └── mtval.png ├── 12-impl-mmio │ └── mmio.png ├── 13-impl-a │ ├── amo-mmio-structure.png │ ├── sampleprogram_1cpu.png │ └── sampleprogram_2cpu.png ├── 14-impl-c │ ├── inst-fetch-structure.png │ └── rvc-instruction-formats.png ├── 20-mmode-csr │ ├── mhartid.png │ ├── mimpid.png │ ├── misa.png │ ├── mscratch.png │ └── mstatus.png ├── 21-impl-interrupt │ ├── aclint-mmio.png │ ├── mie.png │ ├── mip.png │ ├── msip.png │ └── mtvec.png ├── 22-umode-csr │ └── mcounteren.png ├── 23-smode-csr │ ├── scounteren.png │ ├── setssip.png │ ├── sie.png │ ├── sip.png │ └── sstatus.png ├── 24-impl-paging │ ├── level0.png │ ├── level1.png │ ├── level2.png │ ├── physicaladdress.png │ ├── pte.png │ ├── pteaddress.png │ ├── ptpte.png │ ├── ptw-mmio-structure.png │ ├── rootpteaddr.png │ ├── satp.png │ ├── statezu.png │ ├── vaddr.png │ └── virtualaddress.png ├── avatar-b.png ├── avatar-g.png ├── avatar-r.png ├── caution-icon.png ├── cover.png ├── cover_a5.pdf ├── cover_b5.pdf ├── github-mark.png ├── info-icon.png ├── tw-icon.png ├── warning-icon.png └── zukei.drawio ├── layouts ├── layout.epub.erb ├── layout.html5.erb ├── layout.tex.erb └── layout.tex.erb.orig ├── lib ├── hooks │ └── beforetexcompile.rb ├── ruby │ ├── review-book.rb │ ├── review-builder.rb │ ├── review-cli.rb │ ├── review-compiler.rb │ ├── review-epubbuilder.rb │ ├── review-epubmaker.rb │ ├── review-htmlbuilder.rb │ ├── review-latexbuilder.rb │ ├── review-maker.rb │ ├── review-markdownbuilder.rb │ ├── review-markdownmaker.rb │ ├── review-monkeypatch.rb │ ├── review-pdfmaker.rb │ ├── review-textbuilder.rb │ ├── review-tocparser.rb │ └── review-webmaker.rb └── tasks │ ├── mytasks.rake │ ├── review.rake │ ├── review.rake.orig │ └── starter.rake ├── locale.yml ├── preproc.sh ├── review-ext.rb ├── sty ├── indexstyle.ist ├── jumoline.sty ├── mycolophon.sty ├── mystyle.sty ├── mytextsize.sty ├── mytitlepage.sty ├── review-base.sty ├── reviewmacro.sty ├── starter-codeblock.sty ├── starter-color.sty ├── starter-font.sty ├── starter-heading.sty ├── starter-misc.sty ├── starter-note.sty ├── starter-section.sty ├── starter-talklist.sty ├── starter-toc.sty ├── starter-util.sty └── starter.sty ├── style.css ├── veryl-riscv-book.pdf └── vitepress ├── .gitignore ├── .vitepress ├── config.mts └── theme │ ├── index.ts │ └── style.css ├── Makefile ├── contents ├── .gitignore └── index.md ├── package.json ├── public └── images │ └── ogp.png └── yarn.lock /.github/workflows/static.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/.github/workflows/static.yml -------------------------------------------------------------------------------- /LICENSE: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/LICENSE -------------------------------------------------------------------------------- /README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/README.md -------------------------------------------------------------------------------- /RULE.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/RULE.md -------------------------------------------------------------------------------- /advanced/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/advanced/README.md -------------------------------------------------------------------------------- /basic/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/.gitignore -------------------------------------------------------------------------------- /basic/.textlintrc: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/.textlintrc -------------------------------------------------------------------------------- /basic/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/Makefile -------------------------------------------------------------------------------- /basic/README.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/README.md -------------------------------------------------------------------------------- /basic/Rakefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/Rakefile -------------------------------------------------------------------------------- /basic/catalog.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/catalog.yml -------------------------------------------------------------------------------- /basic/config-starter.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/config-starter.yml -------------------------------------------------------------------------------- /basic/config.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/config.yml -------------------------------------------------------------------------------- /basic/contents/00-preface.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/00-preface.re -------------------------------------------------------------------------------- /basic/contents/00b-preface.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/00b-preface.re -------------------------------------------------------------------------------- /basic/contents/02-setup.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/02-setup.re -------------------------------------------------------------------------------- /basic/contents/03-veryl.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/03-veryl.re -------------------------------------------------------------------------------- /basic/contents/04-impl-rv32i.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/04-impl-rv32i.re -------------------------------------------------------------------------------- /basic/contents/04a-zicsr.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/04a-zicsr.re -------------------------------------------------------------------------------- /basic/contents/04b-riscvtests.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/04b-riscvtests.re -------------------------------------------------------------------------------- /basic/contents/05-impl-rv64i.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/05-impl-rv64i.re -------------------------------------------------------------------------------- /basic/contents/05a-pipeline.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/05a-pipeline.re -------------------------------------------------------------------------------- /basic/contents/05b-synth.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/05b-synth.re -------------------------------------------------------------------------------- /basic/contents/10-impl-m.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/10-impl-m.re -------------------------------------------------------------------------------- /basic/contents/100-contribute.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/100-contribute.re -------------------------------------------------------------------------------- /basic/contents/11-impl-exception.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/11-impl-exception.re -------------------------------------------------------------------------------- /basic/contents/12-impl-mmio.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/12-impl-mmio.re -------------------------------------------------------------------------------- /basic/contents/13-impl-a.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/13-impl-a.re -------------------------------------------------------------------------------- /basic/contents/14-impl-c.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/14-impl-c.re -------------------------------------------------------------------------------- /basic/contents/20-mmode-csr.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/20-mmode-csr.re -------------------------------------------------------------------------------- /basic/contents/21-impl-interrupt.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/21-impl-interrupt.re -------------------------------------------------------------------------------- /basic/contents/22-umode-csr.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/22-umode-csr.re -------------------------------------------------------------------------------- /basic/contents/23-smode-csr.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/23-smode-csr.re -------------------------------------------------------------------------------- /basic/contents/24-impl-paging.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/24-impl-paging.re -------------------------------------------------------------------------------- /basic/contents/25-impl-plic.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/25-impl-plic.re -------------------------------------------------------------------------------- /basic/contents/26-run-linux.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/26-run-linux.re -------------------------------------------------------------------------------- /basic/contents/99-postface.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/99-postface.re -------------------------------------------------------------------------------- /basic/contents/99b-postface.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/99b-postface.re -------------------------------------------------------------------------------- /basic/contents/bib.re: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/contents/bib.re -------------------------------------------------------------------------------- /basic/css/normalize.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/css/normalize.css -------------------------------------------------------------------------------- /basic/css/webstyle.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/css/webstyle.css -------------------------------------------------------------------------------- /basic/data/terms.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/data/terms.txt -------------------------------------------------------------------------------- /basic/data/words.txt: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/data/words.txt -------------------------------------------------------------------------------- /basic/images/02-setup/vscode-ext.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/02-setup/vscode-ext.png -------------------------------------------------------------------------------- /basic/images/03-veryl/assign_wave.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/assign_wave.png -------------------------------------------------------------------------------- /basic/images/03-veryl/bitsel.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/bitsel.png -------------------------------------------------------------------------------- /basic/images/03-veryl/downcounter.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/downcounter.png -------------------------------------------------------------------------------- /basic/images/03-veryl/halfadder.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/halfadder.png -------------------------------------------------------------------------------- /basic/images/03-veryl/halfadder_wave.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/halfadder_wave.json -------------------------------------------------------------------------------- /basic/images/03-veryl/packed_array.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/packed_array.png -------------------------------------------------------------------------------- /basic/images/03-veryl/register_wave.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/register_wave.json -------------------------------------------------------------------------------- /basic/images/03-veryl/register_wave.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/03-veryl/register_wave.png -------------------------------------------------------------------------------- /basic/images/04-impl-rv32i/cpu-arch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04-impl-rv32i/cpu-arch.png -------------------------------------------------------------------------------- /basic/images/04-impl-rv32i/fifo-flush.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04-impl-rv32i/fifo-flush.png -------------------------------------------------------------------------------- /basic/images/04-impl-rv32i/fifo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04-impl-rv32i/fifo.png -------------------------------------------------------------------------------- /basic/images/04-impl-rv32i/riscv-inst-types.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04-impl-rv32i/riscv-inst-types.png -------------------------------------------------------------------------------- /basic/images/04a-zicsr/ecall_enc.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04a-zicsr/ecall_enc.png -------------------------------------------------------------------------------- /basic/images/04a-zicsr/mret_enc.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04a-zicsr/mret_enc.png -------------------------------------------------------------------------------- /basic/images/04a-zicsr/mtvec.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/04a-zicsr/mtvec.png -------------------------------------------------------------------------------- /basic/images/05-impl-rv64i/addsubw.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05-impl-rv64i/addsubw.png -------------------------------------------------------------------------------- /basic/images/05-impl-rv64i/ldsd.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05-impl-rv64i/ldsd.png -------------------------------------------------------------------------------- /basic/images/05-impl-rv64i/lwu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05-impl-rv64i/lwu.png -------------------------------------------------------------------------------- /basic/images/05-impl-rv64i/sllsrlsraw.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05-impl-rv64i/sllsrlsraw.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/cpu-seino-houteisiki.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/cpu-seino-houteisiki.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/datahazard.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/datahazard.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/fifo_type.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/fifo_type.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/multicycle.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/multicycle.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/pipeline.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/pipeline.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/pipeline_fifo.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/pipeline_fifo.png -------------------------------------------------------------------------------- /basic/images/05a-pipeline/pipeline_reg.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05a-pipeline/pipeline_reg.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/added_files.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/added_files.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/configuration.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/configuration.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/created_project.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/created_project.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/new_cst_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/new_cst_file.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/new_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/new_file.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/new_project.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/new_project.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/new_timing_file.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/new_timing_file.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/open_configuration.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/open_configuration.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/process_tab.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/process_tab.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/programmer.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/programmer.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/project_name.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/project_name.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/ram_error.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/ram_error.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/select_cst.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/select_cst.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/select_device.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/select_device.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/select_timing.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/select_timing.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/source_add_files.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/source_add_files.png -------------------------------------------------------------------------------- /basic/images/05b-synth/gowin/synth_success.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/gowin/synth_success.png -------------------------------------------------------------------------------- /basic/images/05b-synth/ledreg_to_led.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/ledreg_to_led.png -------------------------------------------------------------------------------- /basic/images/05b-synth/lut.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/lut.png -------------------------------------------------------------------------------- /basic/images/05b-synth/pynq_z1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/pynq_z1.png -------------------------------------------------------------------------------- /basic/images/05b-synth/pynq_z1_gpio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/pynq_z1_gpio.png -------------------------------------------------------------------------------- /basic/images/05b-synth/pynq_z1_led.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/pynq_z1_led.png -------------------------------------------------------------------------------- /basic/images/05b-synth/pynq_z1_test_led.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/pynq_z1_test_led.jpg -------------------------------------------------------------------------------- /basic/images/05b-synth/tangmega138k.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangmega138k.png -------------------------------------------------------------------------------- /basic/images/05b-synth/tangmega138k_led.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangmega138k_led.jpg -------------------------------------------------------------------------------- /basic/images/05b-synth/tangnano9k_datasheet_led.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangnano9k_datasheet_led.png -------------------------------------------------------------------------------- /basic/images/05b-synth/tangnano9k_datasheet_ledpos.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangnano9k_datasheet_ledpos.png -------------------------------------------------------------------------------- /basic/images/05b-synth/tangnano9k_led.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangnano9k_led.jpg -------------------------------------------------------------------------------- /basic/images/05b-synth/tangnano9k_test_led.jpg: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/tangnano9k_test_led.jpg -------------------------------------------------------------------------------- /basic/images/05b-synth/vivado_start.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/vivado_start.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/add/0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/add/0.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/add/1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/add/1.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/0.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/1.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/10.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/10.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/11.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/11.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/12.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/12.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/13.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/13.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/14.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/14.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/15.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/15.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/16.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/16.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/17.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/17.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/2.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/3.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/4.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/5.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/6.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/6.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/7.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/7.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/8.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/8.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/bd/9.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/bd/9.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/0.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/1.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/2.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/3.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/4.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/4.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/pj/5.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/pj/5.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/program/0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/program/0.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/program/1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/program/1.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/program/2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/program/2.png -------------------------------------------------------------------------------- /basic/images/05b-synth/xilinx/program/3.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/05b-synth/xilinx/program/3.png -------------------------------------------------------------------------------- /basic/images/10-impl-m/10-impl-m.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/10-impl-m/10-impl-m.drawio -------------------------------------------------------------------------------- /basic/images/10-impl-m/mul_process.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/10-impl-m/mul_process.png -------------------------------------------------------------------------------- /basic/images/11-impl-exception/mtval.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/11-impl-exception/mtval.png -------------------------------------------------------------------------------- /basic/images/12-impl-mmio/mmio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/12-impl-mmio/mmio.png -------------------------------------------------------------------------------- /basic/images/13-impl-a/amo-mmio-structure.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/13-impl-a/amo-mmio-structure.png -------------------------------------------------------------------------------- /basic/images/13-impl-a/sampleprogram_1cpu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/13-impl-a/sampleprogram_1cpu.png -------------------------------------------------------------------------------- /basic/images/13-impl-a/sampleprogram_2cpu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/13-impl-a/sampleprogram_2cpu.png -------------------------------------------------------------------------------- /basic/images/14-impl-c/inst-fetch-structure.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/14-impl-c/inst-fetch-structure.png -------------------------------------------------------------------------------- /basic/images/14-impl-c/rvc-instruction-formats.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/14-impl-c/rvc-instruction-formats.png -------------------------------------------------------------------------------- /basic/images/20-mmode-csr/mhartid.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/20-mmode-csr/mhartid.png -------------------------------------------------------------------------------- /basic/images/20-mmode-csr/mimpid.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/20-mmode-csr/mimpid.png -------------------------------------------------------------------------------- /basic/images/20-mmode-csr/misa.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/20-mmode-csr/misa.png -------------------------------------------------------------------------------- /basic/images/20-mmode-csr/mscratch.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/20-mmode-csr/mscratch.png -------------------------------------------------------------------------------- /basic/images/20-mmode-csr/mstatus.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/20-mmode-csr/mstatus.png -------------------------------------------------------------------------------- /basic/images/21-impl-interrupt/aclint-mmio.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/21-impl-interrupt/aclint-mmio.png -------------------------------------------------------------------------------- /basic/images/21-impl-interrupt/mie.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/21-impl-interrupt/mie.png -------------------------------------------------------------------------------- /basic/images/21-impl-interrupt/mip.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/21-impl-interrupt/mip.png -------------------------------------------------------------------------------- /basic/images/21-impl-interrupt/msip.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/21-impl-interrupt/msip.png -------------------------------------------------------------------------------- /basic/images/21-impl-interrupt/mtvec.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/21-impl-interrupt/mtvec.png -------------------------------------------------------------------------------- /basic/images/22-umode-csr/mcounteren.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/22-umode-csr/mcounteren.png -------------------------------------------------------------------------------- /basic/images/23-smode-csr/scounteren.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/23-smode-csr/scounteren.png -------------------------------------------------------------------------------- /basic/images/23-smode-csr/setssip.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/23-smode-csr/setssip.png -------------------------------------------------------------------------------- /basic/images/23-smode-csr/sie.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/23-smode-csr/sie.png -------------------------------------------------------------------------------- /basic/images/23-smode-csr/sip.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/23-smode-csr/sip.png -------------------------------------------------------------------------------- /basic/images/23-smode-csr/sstatus.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/23-smode-csr/sstatus.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/level0.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/level0.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/level1.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/level1.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/level2.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/level2.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/physicaladdress.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/physicaladdress.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/pte.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/pte.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/pteaddress.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/pteaddress.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/ptpte.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/ptpte.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/ptw-mmio-structure.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/ptw-mmio-structure.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/rootpteaddr.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/rootpteaddr.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/satp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/satp.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/statezu.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/statezu.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/vaddr.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/vaddr.png -------------------------------------------------------------------------------- /basic/images/24-impl-paging/virtualaddress.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/24-impl-paging/virtualaddress.png -------------------------------------------------------------------------------- /basic/images/avatar-b.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/avatar-b.png -------------------------------------------------------------------------------- /basic/images/avatar-g.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/avatar-g.png -------------------------------------------------------------------------------- /basic/images/avatar-r.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/avatar-r.png -------------------------------------------------------------------------------- /basic/images/caution-icon.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/caution-icon.png -------------------------------------------------------------------------------- /basic/images/cover.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/cover.png -------------------------------------------------------------------------------- /basic/images/cover_a5.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/cover_a5.pdf -------------------------------------------------------------------------------- /basic/images/cover_b5.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/cover_b5.pdf -------------------------------------------------------------------------------- /basic/images/github-mark.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/github-mark.png -------------------------------------------------------------------------------- /basic/images/info-icon.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/info-icon.png -------------------------------------------------------------------------------- /basic/images/tw-icon.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/tw-icon.png -------------------------------------------------------------------------------- /basic/images/warning-icon.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/warning-icon.png -------------------------------------------------------------------------------- /basic/images/zukei.drawio: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/images/zukei.drawio -------------------------------------------------------------------------------- /basic/layouts/layout.epub.erb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/layouts/layout.epub.erb -------------------------------------------------------------------------------- /basic/layouts/layout.html5.erb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/layouts/layout.html5.erb -------------------------------------------------------------------------------- /basic/layouts/layout.tex.erb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/layouts/layout.tex.erb -------------------------------------------------------------------------------- /basic/layouts/layout.tex.erb.orig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/layouts/layout.tex.erb.orig -------------------------------------------------------------------------------- /basic/lib/hooks/beforetexcompile.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/hooks/beforetexcompile.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-book.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-book.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-builder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-builder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-cli.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-cli.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-compiler.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-compiler.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-epubbuilder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-epubbuilder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-epubmaker.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-epubmaker.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-htmlbuilder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-htmlbuilder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-latexbuilder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-latexbuilder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-maker.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-maker.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-markdownbuilder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-markdownbuilder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-markdownmaker.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-markdownmaker.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-monkeypatch.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-monkeypatch.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-pdfmaker.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-pdfmaker.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-textbuilder.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-textbuilder.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-tocparser.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-tocparser.rb -------------------------------------------------------------------------------- /basic/lib/ruby/review-webmaker.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/ruby/review-webmaker.rb -------------------------------------------------------------------------------- /basic/lib/tasks/mytasks.rake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/tasks/mytasks.rake -------------------------------------------------------------------------------- /basic/lib/tasks/review.rake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/tasks/review.rake -------------------------------------------------------------------------------- /basic/lib/tasks/review.rake.orig: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/tasks/review.rake.orig -------------------------------------------------------------------------------- /basic/lib/tasks/starter.rake: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/lib/tasks/starter.rake -------------------------------------------------------------------------------- /basic/locale.yml: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/locale.yml -------------------------------------------------------------------------------- /basic/preproc.sh: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/preproc.sh -------------------------------------------------------------------------------- /basic/review-ext.rb: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/review-ext.rb -------------------------------------------------------------------------------- /basic/sty/indexstyle.ist: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/indexstyle.ist -------------------------------------------------------------------------------- /basic/sty/jumoline.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/jumoline.sty -------------------------------------------------------------------------------- /basic/sty/mycolophon.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/mycolophon.sty -------------------------------------------------------------------------------- /basic/sty/mystyle.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/mystyle.sty -------------------------------------------------------------------------------- /basic/sty/mytextsize.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/mytextsize.sty -------------------------------------------------------------------------------- /basic/sty/mytitlepage.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/mytitlepage.sty -------------------------------------------------------------------------------- /basic/sty/review-base.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/review-base.sty -------------------------------------------------------------------------------- /basic/sty/reviewmacro.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/reviewmacro.sty -------------------------------------------------------------------------------- /basic/sty/starter-codeblock.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-codeblock.sty -------------------------------------------------------------------------------- /basic/sty/starter-color.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-color.sty -------------------------------------------------------------------------------- /basic/sty/starter-font.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-font.sty -------------------------------------------------------------------------------- /basic/sty/starter-heading.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-heading.sty -------------------------------------------------------------------------------- /basic/sty/starter-misc.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-misc.sty -------------------------------------------------------------------------------- /basic/sty/starter-note.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-note.sty -------------------------------------------------------------------------------- /basic/sty/starter-section.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-section.sty -------------------------------------------------------------------------------- /basic/sty/starter-talklist.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-talklist.sty -------------------------------------------------------------------------------- /basic/sty/starter-toc.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-toc.sty -------------------------------------------------------------------------------- /basic/sty/starter-util.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter-util.sty -------------------------------------------------------------------------------- /basic/sty/starter.sty: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/sty/starter.sty -------------------------------------------------------------------------------- /basic/style.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/style.css -------------------------------------------------------------------------------- /basic/veryl-riscv-book.pdf: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/veryl-riscv-book.pdf -------------------------------------------------------------------------------- /basic/vitepress/.gitignore: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/.gitignore -------------------------------------------------------------------------------- /basic/vitepress/.vitepress/config.mts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/.vitepress/config.mts -------------------------------------------------------------------------------- /basic/vitepress/.vitepress/theme/index.ts: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/.vitepress/theme/index.ts -------------------------------------------------------------------------------- /basic/vitepress/.vitepress/theme/style.css: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/.vitepress/theme/style.css -------------------------------------------------------------------------------- /basic/vitepress/Makefile: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/Makefile -------------------------------------------------------------------------------- /basic/vitepress/contents/.gitignore: -------------------------------------------------------------------------------- 1 | *-*.md 2 | images/ -------------------------------------------------------------------------------- /basic/vitepress/contents/index.md: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/contents/index.md -------------------------------------------------------------------------------- /basic/vitepress/package.json: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/package.json -------------------------------------------------------------------------------- /basic/vitepress/public/images/ogp.png: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/public/images/ogp.png -------------------------------------------------------------------------------- /basic/vitepress/yarn.lock: -------------------------------------------------------------------------------- https://raw.githubusercontent.com/nananapo/veryl-riscv-book/HEAD/basic/vitepress/yarn.lock --------------------------------------------------------------------------------